






Power Trends										
Example: Alpha processor										
Process (m) Clock speed (MHz)	1992 0.75 200 1.68	1994 0.5 300 9.3	1998 0.35 667 15.2	750	2001 0.18 1000 100					
Transistors (millions) Voltage Power (W)	3.3 30	3.3 50			1.5 100					
© L. Benini: System-level power optimization				ESSES 03						


























































	Example: spreadsheet analysis											
PDA	#Comp	Vdd	lidle	lon	%on	%idle	l(mA)					
Proc	1	3.3	0.5	50	0.7	0.3	36.15					
DRAM	1	3.3	0.1	12	0.7	0.3	8.43					
FLASH	5	3.3	0.0	9	0.7	0.3	31.5					
IR	1	3.3	0.0	64	0.05	0.95	3.2					
RTC	1	3.3	0.0	0.1	1	0	0.1					
DC-DC	1	-	0.1	5.5	0.99	0.01	5.44					
	I						TOT 83.82					
© L. Benini: S	© L. Benini: System-level power optimization					ESSES 03						























































































































































Bung DLX		
<ul> <li>Standard 32-bit design of the DLX RISC</li> </ul>	Architecture	
# of general registers:	32	
# of instructions:	72	
the datapath width	32 bits	
the instruction length	$\leq$ 32 bits	
VHDL Description	~ 7,000 lines	;
Synthesized circuit	23,282 gates	
<ul> <li>ASIPs defined through design modificati</li> </ul>	on table containing	:
The datapath width	$\leq$ up to 64	
The data memory space	$\leq 2^{32}$ words	
The instruction length	$\leq$ 32 bits	
The instruction memory space	$\leq 2^{32}$ words	
The number of general registers	≤ <b>3</b> 2	
The number of instructions	<u>≤ 72</u>	[Based on slide by © : H. Yasuura, 20
© L. Benini: System-level power optimization	ESSES 03	Slide -82



























































































































































































lines	s mode	A- trans	A-trans/	line A-power
2	-	1	0.5	100%
2	BI	0.75	0.375	75%
8	-	4	0.5	100%
8	1 BI	3.27	0.409	81.8%
8	4 BI	3	0.375	75%
16	-	8	0.5	100%
16	1 BI	6.83	0.427	85.4%









































































	Dual Memo	ry Loads (Ex	ample)	
(X*Y)+	Case 1	Case 2	Case 3	
Z M N	X,Y,Z	X,Y Z	X,Z Y	
	LD B,X LD C,Y LD A,Z; MUL B,C ADD A,B	DLD B,X;A,Z LD C,Y MUL B,C ADD A,B	DLD B,X;C,Y LD A,Z; MUL B,C ADD A,B	
Energy		9.32pJ	8.85pJ	
© L. Be	enini: System-level power optimization		ESSES 03	Slide -170 -
























 $\ensuremath{\mathbb{C}}$  L. Benini: System-level power optimization


ESSES 03










































## Experimental Results for Software Optimization (MP3 decoder)


- Overall :10 times faster, 5 times less energy consumption
- Profiler provides results by functions and for each HW component
- Increase in energy consumption and decrease of performance in FLASH due to increase in the code size with algorithmic change




















































Performance of predictors							
		NT					
Algorithm	P	$\frac{N_{sd}}{250}$	N <sub>wd</sub>				
off-line Somi Morkov	0.33	250					
Semi- Markov	0.40	326	76				
Sliding Window	0.43	<u>191</u>	<u>28</u> 64				
Device-Specific Timeout	0.44	323	04 217				
Learning Tree	0.46	<u>437</u> 623	427				
<u>Exponential Average</u> always on	0.95	-	-				
P : average power	N <sub>ed</sub> : nu	mber of s	shutdowns	1			
N <sub>wd</sub> : wrong shutdowns (actually	•••						


































































































Trace	Filter	Energy Savings Ratio (ESR)			ESR Comparison			
		Max	Perfect	Actual	Max / Perfect	Perfect / Actual	F <sub>avg</sub> (%)	F <sub>max</sub> (%)
Dialup Server	MAW	2.9	2.4	2.2	1.2	1.10	10.6	34.8
	EWS			2.1		1.11	10.8	36.3
	EWA			2.2		1.09	10.6	35.4
	LMS			2.3		1.03	14.7	43.1
File Server	MAW	76.7	23.5	16.7	3.3	1.41	12.6	42.8
	EWS			15.7		1.50	7.4	33.8
	EWA			16.7		1.41	9.2	37.4
	LMS			19.6		1.20	14.1	47.7
User Work- Station	MAW	445.9	275.2	52.7	1.6	5.22	3.6	35.3
	EWS			59.5		4.63	3.8	35.1
	EWA			52.1		5.28	3.7	35.6
	LMS			53.0		5.19	3.9	36.0

