

ESSES 2003 European Summer School on Embedded Systems

Lecture Notes Part XVIII

Real-Time Systems: Introduction and Overview



European Summer Sch	ool on
Sembedded Syst	tems
Jul 14 - Oct 10) 2003
Västerås S	weden

Editors: Ylva Boivie, Hans Hansson, Jane Kim, Sang Lyul Min

Västerås, September 22-25, 2003 ISSN 1404-3041 ISRN MDH-MRTC-111/2003-1-SE



www.mrtc.mdh.se

Controlling the Performance of

Networked Information Servers

Lui Sha Irs@cs.uiuc.edu Sept 2003







The Difficulties

- Linearized controller provides only mediocre performance. A direct application of adaptive control or hybrid control does not provide much improvement
 - Workloads are as fickle as Web servers' attention spans
 - Random fluctuations in key variables makes state estimation time consuming
 - Control action itself pushes the system away from the selected/updated model at runtime.









New Perspectives

	Control Physical Plants (Changing Eigenvalues)	Control Web Servers (Changing Probability)
Periods measured in	Units of time	Number of events
Sampling rate for signal processing	Faster than Nyquist rate	Slower than 1/Large_Sample_Size
Observations	High frequency jumps are usually noise	All the fluctuations are part of data
Modeling identification	Large excitation is good as long as it does not cause saturations	Small excitation for many epochs











Asymmetric Control

The effect of reducing resource is much more profound than adding resources, especially when workload is heavy.

	Asymmetric Control	Symmetric Control	Delay ∆d₁ ∱∖
Ref Delay	3.0	3.0	
Mean	2.9942	3.0850	D _{ref}
Variance	0.0821	0.2342	Δd ₂
			$-\Delta \mu$ μ $\Delta \mu$ Service Rate
			15





Updating RT Embedded Software in the Field

Lui Sha lrs@cs.uiuc.edu September, 2003

lrs@cs.uiuc.edu











Logical Complexity

- Computational complexity => the number of steps in computation.
- Logical complexity => the number of steps in verification.
- A program can have different logical and computational complexities.
 - Bubble-sort: lower logical complexity but higher computational complexity.
 - Heap sort: the other way around.
- Residue logical complexity. A program could have high logical complexity initially. However, if it has been verified and can be used as is, then the residue complexity is zero...

lrs@cs.uiuc.edu











Stability Control

- Stability control is a mechanism that ensures that errors are bounded in a way that satisfies the preconditions for the recovery operations. Stability control must be simple or it will be self defeating.
- · What if the untrusted sorting program alters an item in the input list?
 - 1. Create a verified simple primitive called "permute"
 - 2. Untrusted sorting software is not allowed to touch the input list except use the permute primitive.
 - 3. Enforce the restriction using an object with (only) method "permute"
- Under stability control, the untrusted Heap-sort can only produce "out of order" application errors.

lrs@cs.uiuc.edu

13

Using Simplicity to Control Complexity The high assurance control subsystem • Application level: well-understood controllers to keep the control software simple. • System software level: certified OS kernels • Hardware level: well-established and fault tolerant hardware • System development: high assurance process, e.g. DO178B • *Requirement management*: critical properties and essential services. The high performance control subsystem • Application level: advanced control technologies, System software level: COTS OS and middleware • Hardware level: standard industrial hardware System development: standard industrial development processes. • <u>Requirement management</u>: features, performance & rapid innovation 14 lrs@cs.uiuc.edu















Generalized Rate Monotonic Scheduling

Lui Sha Irs@cs.uiuc.edu









What is Real Time Systems	
e correctness of real time computing depends upon no ly the correctness of results but also meeting timing instraints:	t
 deterministically: (hard real time) 	
•statistically: (soft real time)	



Task τ_{1} : if it does not get done in time, the world will er
Task τ_2 : if it does not get done in time, you may miss a sweet dream.
Quiz: presume that the world is more important than your dream, should task τ_1 has a higher priority?



	Time-Sharing Systems	Real-Time Systems
Capacity	High throughput	Schedulability
Responsiveness	Fast average response	Ensured worst- case response
Overload	Fairness	Stability

Dynamic vs "Static" Priorities

An instance of a task is called a job.

Dynamic priority scheduling adjust priorities in each task job by job.

"Static" priority assigns a (base) priority to all the jobs in a task.

Deadline vs Rate Monotonic Scheduling

<u>An</u> optimal dynamic scheduling algorithm is the earlier deadline first (EDF) algorithm. Jobs closer to deadlines will have high priority.

<u>An</u> optimal "static" scheduling algorithm is the rate monotonic scheduling (RMS) algorithm. For a periodic task, the higher the rate (frequency), the higher the priority.





An Open Problem

Under EDF, if a processor has a transient overload, it is not clear which task can ensure its the deadline, since each job of a task can have a different priority.

This problem is solvable. So far, no efficient algorithm has been found to make it worthwhile to implement for majority of the applications. On the other hand,

- RMS has a simple solution to the stability problem.
- The 0.69 worst case number is rarely seen in practice. When encountered, it can be engineered away.
- Processor cycles, which cannot be used by real time tasks under RMS, can be used by non-real time tasks with low background priority.







Schedulability: UB Test

Utilization bound(UB) test: a set of n independent periodic tasks scheduled by the rate monotonic algorithm will always meet its deadlines, for all task phasing, if

 $\begin{array}{c} \frac{C_1}{T_1}+....+\frac{C_n}{T_n}\leq \ U\ (n)=n(2^{1/\,n}-1)\\ U(1)=1.0 & U(4)=0.756 & U(7)=0.728\\ U(2)=0.828 & U(5)=0.743 & U(8)=0.724\\ U(3)=0.779 & U(6)=0.734 & U(9)=0.720 \end{array}$

For harmonic task sets, the utilization bound is U(n)=1.00 for all n. For large n, the bound converges to *In* 2 ~ 0.69.

Conventions, task 1 has shorter period than task 2 and so on.

Sample Problem: Applying UB Test С U Т Task τ1: 20 100 0.200 Task τ2: 40 150 0.267 Task τ3: 100 350 0.286 Total utilization is .200 + .267 + .286 = .753 < U(3) = .779

The periodic tasks in the sample problem are chedulable according to the UB test.

20











Example: Applying Exact Test -2

Use exact test to determine if τ_3 meets its first deadline:

 $a_{0} = \sum_{j=1}^{5} C_{j} = C_{1} + C_{2} + C_{3} = 40 + 40 + 100 = 180$ $a_{1} = C_{3} + \sum_{j=1}^{2} \left[\frac{a_{0}}{T_{j}} \right] C_{j}$ $= 100 + \left[\frac{180}{100} \right] (40) + \left[\frac{180}{150} \right] (40) = 100 + 80 + 80 = 260$

Example: Applying the Exact Test -3 $a_{2} = C_{3} + \sum_{j=1}^{2} \left[\frac{a_{1}}{T_{j}} \right] C_{j} = 100 + \left[\frac{260}{100} \right] (40) + \left[\frac{260}{150} \right] (40) = 300$ $a_{3} = C_{3} + \sum_{j=1}^{2} \left[\frac{a_{2}}{T_{j}} \right] C_{j} = 100 + \left[\frac{300}{100} \right] (40) + \left[\frac{300}{150} \right] (40) = 300$ $a_{3} = a_{2} = 300 \text{ Done!}$ Task τ_{3} is schedulable using exact test

 $a_3 = 300 < T = 350$

26








Context Switching Overhead

Period transformation is not a free lunch, it increases context switching overhead.

Context switching cost comes in pairs, preemption and resuming.

You need to add the context switching overhead cost, 2S, into the execution of each tasks for more precise schedulability analysis.

The context switching overhead of task τ_i is (2S / T_i). The total system context switching overhead is thus the sum of tasks' context overheads.

The impact of context switching time in an OS is inversely related to the periods of application tasks.

Homework 1) Write a simple program to compute schedulability (Hint: to save time, you may want to use a spread sheet program). 2) Change the numbers and tasks in the example and apply the formula.

31





Priority Inversion

Ideally, under prioritized preemptive scheduling, higher priority tasks should immediately preempt lower priority tasks.

When lower priority tasks causing higher priority tasks to wait due to the locking of shared data, priority inversion is said to occur.

It seems reasonable to expected the duration of priority inversion (also called blocking time), should be a function of the duration of the critical sections.

35

Critical section: the duration of a task using shared resource.

Unbounded Priority Inversion Legend τ1:{...P(S)...V(S)...} S Locked /// τ3:{...P(S)...V(S)...} **Executing** Blocked S Locked S Unlocked Attempt to Lock S в τ1(h) τ2(m) -S Locked S Unlocked τ3(I) time 36



















	С	Т	D	В
τ1	20	100		30
τ2	40	150	20	10
3	100	350		

















Homework

Try to apply GRMS to your lab work, if you are working a real time computing project.

55



We have reviewed

- · the basic concepts of real time computing
- the basics of GRMS theory
 - Independent tasks
 - synchronization
 - aperiodic tasks

"Through the development of [Generalized] Rate Monotonic Scheduling, we now have a system that will allow [Space Station] Freedom's computers to budget their time, to choose between a variety of tasks, and decide not only which one to do first but how much time to spend in the process",

---- Aaron Cohen, former deputy administrator of NASA, "Charting The Future: Challenges and Promises Ahead of Space Exploration", October, 28, 1992, p. 3.

Additional Results

In networks, distributed scheduling decision must be made with incomplete information and yet the distributed decisions are coherence - lossless communication of scheduling messages, distributed queue consistency, bounded priority inversion, and preemption control.

From a software engineering perspective, software structures dealing with timing must be separated with construct dealing with functionality.

To deal with re-engineering, real time scheduling abstraction layers (wrapper) are needed so that old software packages and network hardware behavior as if they are designed to support GRMS.

57

References

Liu, C. and Layland, J., "Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment," Journal of the ACM, Vol. 20, No.1, January 1973, pp.46-61. [Classic]

Sha, L. and Goodenough, J., "Real-Time Scheduling Theory and Ada," Computer, Vol. 23, No.4, April 1990, pp. 53-62. [uniprocessors GRMS Tutorial]

M. Klein et al., A Practitioner's Handbook for Real-Time Analysis: Guide to Rate-Monotonic Analysis for Real-Time Systems, Kluwer Academic Publishers, Boston, July, 1993.

Sha, L., Rajkumar, R., and Sathaye, S., "Generalized Rate Monotonic Scheduling Theory: A Framework of Developing Real-Time Systems", Proceedings of The IEEE, January, 1994 [Distributed GRMS tutorial]. "It is difficult to say what is impossible, for the dream of yesterday is the hope of today and the reality of tomorrow."

Robert H. Goddard

Elements of Research

Lui Sha CS, UIUC

Lui Sha, Feburary 2002

The entrance to graduate school marks a *critical phase of transition* for most graduate students from absorbing knowledge to creating knowledge ...

- To excel in research, we must sharpen our skills in
 - positioning R&D strategically
 - identifying and formulating high impact problems
 - communicating ideas and results effectively

Lui Sha, Feburary 2002

1

















Lui Sha, Feburary 2002





















Jane W. S. Liu

janeliu@microsoft.com Windows OS Core Microsoft Corporation



















if ((NULL == Timer)	case 5:		
!SetWaitableTimer (Timer, Phase, Frame,	OuterYawCollectiveControlLaw();		
NULL, NULL, FALSE)) {	break;		
// Clean up and return	default:		
return;	break;		
}	}		
while (Run) {	// Do the medium rate tasks		
WaitForSingleObject(Timer, INFINITE);	if (0 != FrameNumber/2) {		
// At start of every frame, do the following	InterPitchControlLaw();		
ValidationSensorData():	} else {		
DetectFailureAndReconfigure();	InterRollCollectiveControlLaw();		
// Do the lowest rate task once a major fram	₁₆ }		
switch (FrameNumber) /	// Do at the end of every frame		
case 0:	FrameNumber +=1;		
SampleKeyboardInputAndModeSelect():	FrameNumber %= FrameRatio;		
break:	InterYawControlLaw();		
case 1:	OutputCommands();		
NormalizeDataTransformCoordinates();	BuiltInTest();		
break;	ContinueToRun(&Run);		
case 2:	}		
UpdateTrackingReference();	// Clean up and return.		
break;			
case 3:	return:		
OuterPitchControlLaw();	3		
break;	· · · · · · · · · · · · · · · · · · ·		
case 4:			
OuterRollControlLaw();	Single-Threaded Avionics		
hreak:	W		























Lock-Free	Queue			
FreeList				
Tail	Head			
Enqueue(Head, NewValue) { Node = InterlockedPop(Head->FreeList); if (Node == NULL) return error; // Queue is full Node->Value = NewValue; Node->Next = NULL; Succ = FALSE; do { Last = Tail; Succ = CSW(Last->Next, NULL, Node); if (Succ == FALSE) // Last->Next != NULL, update Tail. CSW(Tail, Last, Last, ->Next);	<pre>Dequeue(Head) { First = Head; if (First->Next == NULL) return error; // Queue is empty Succ = FALSE; do { Succ = CSW(Head, First, First->Next); } while (Succ == FALSE); return First->Next->Value; } CSW: InterlockedCompareExchange</pre>			
<pre>} while (Succ == FALSE); CSW(Tail, Last, Node); return;</pre>	(J. D. Valois, Proceedings of Parallel and Distributed Computing Systems, 1994) 54			


































main (int argc, char *argv[])	
HANDLE Producer[NUMBER]	SAMPLE TYPESI
HANDLE Reserve:	_0/ (()) = [] () = [] ()
DWORD PTR Affinity = 0:	// Any processor
DWORD Period = 100000;	// 10 milliseconds
DWORD Budget = 10000;	// 1 milliseconds
If Create a manual-reset event If threads in the reserve. All pro-	, a reserve and producer threads. Put all oducer threads have normal priority.
g_NotificationEvent = CreateEv Reserve = CreateReserve (&P &B &A PE	vent (NULL, TRUE, FALSE, NULL); eriod, 3udget, \ffinity, :RIODIC FIXED_PRIORITY);
for (Index = 0° Index < NI IMBE	R_SAMPLE_TYPES; Index +=1) {
(mack o, mack momet	and AUUL A Draduces Dragedure
Producer[Index] = CreateTh PutThreadIntoReserve (Prod	<pre>kg_SampleType[Index], 0, NULL); ducer[Index], Reserve);</pre>
Producer[Index] = CreateTh PutThreadIntoReserve (Prod	&g_SampleType[Index], 0, NULL); ducer[Index], Reserve);



Example: Ada	aptive Scheduling
Globals Events: ScheduleReady, StartMonitor NoMilestones, CurrentMilestone CpuHogThread, RunFlag CpuHogThreadProcedure () { Initialize whatever; // Set affinity, etc. Wait for SchedulerReady event; While (RunFlag != FALSE) { Wait for work queue; // Get a work Item to process. CurrentMilestone = 0; Restore self priority to normal level; Set StartMonitor event; do { compute part of the work; atomically increment CurrentMilestones; } while (CurrentMilestone < NoMilestones); Finish the work; } Set StartMonitor event; return; }	<pre>SchedulerThreadProcedure() { Create a sporadic reserve on CpuHog's processor; Put self in reserve; Set ScheduleReady event; while (RunFlag != FALSE) { // Stop reserve replenishment by waiting. Wait for StartMonitor event; // Reserve is replenished periodically now. Expected = 1; do { GiveBackBudget(); // Wait until next period. Current = CurrentMilestone; if (Expected > Current) { Boast priority of CpuHogThread; } Update Expected; } while (Current < NoMilestones); } Wait for StartMonitor event; close event handles and do other cleanup; return; } </pre>
ESSES 2003	thread runs on time 74





































Hermann Kopetz

TU Wien Austria











Response time	hard	soft
Pacing	environment	computer
Peak-Load Perform.	predictable	degraded
Error Detection	system	user
Safety	critical	non-critical
Redundancy	active	standby
Fime Granularity	millisecond	second
Data Files	small/medium	large
Data Integrity	short term	long term
Data Integrity	short term	long term

Fail-Safe versus Fail-Operational

A system is *fail-safe* if there is a safe state in the environment that can be reached in case of a system failure, e.g., ABS, train signaling system.

7

In a fail-safe application the computer has to have a high *error detection coverage*.

Fail safeness is a characteristic of the application, not the computer system.

A system is *fail operational*, if no safe state can be reached in case of a system failure, e.g., a flight control system aboard an airplane.

In fail-operational applications the computer system has to provide a minimum level of service, even after the occurrence of a fault.

Introduction

© H. Kopetz 18/09/2003

<section-header><section-header><section-header><section-header><text><text><text><text>

Resource Adequacy

If a system has to provide guaranteed timeliness, there must be sufficient computational resources to handle the specified peak load and fault scenario.

In the past, there have been many applications where resource adequacy has been considered *too expensive*. The decreasing cost of hardware makes the implementation of resource adequate designs economically viable. In hard real-time applications, *there is no alternative to resource adequate designs*.

Introduction

© H. Kopetz 18/09/2003

<page-header><text><text><text><text><text><text>

9



















ET Systems: Jitter at Critical Instant

A *critical instant* is a point in time, when all hosts in the ECUs try to send a message simultaneously. There is no phase control possible in ET system.

20

The message at the lowest priority level must wait until all higher priority messages have been sent (assume that all message have the same length).

Protocol execution time at critical instant (n ECUs):

$$d_{max} = n d_{trans}$$

Protocol execution time if the channel is free:

 $dmin = d_{trans}$

Jitter of the lowest priority message:

Jitter = $(n-1) d_{trans}$

The jitter depends on the number of ECUs in the system. © H. Kopetz 18/09/2003 Introduction





















Project Outcome	Projec	t size ir	n k lines	s source
(percent)	<10	<100	<1000	>5000
Cancelled	3	7	13	24
Late by >12 months	1	10	12	18
Late by > 6 months	9	24	35	37
Approximately on time	72	53	37	20
Earlier than expected	15	6	3	1
Avg. Schedule(months)				
Planned Schedule	6	12	18	24
Actual Schedule	6	16	24	36
Difference	0	4	6	12












































Systems on Chip:			
urrent Semiconductor Techr Ifcontained 32 bit computer emory, Network Access an e Motorola Golden Oak Chi	ology makes system, incl d I/O on a sin p.	s it possibl uding 1 M ngle die, e	e to design a byte of .g.,
evelopment cost of an SOC:	> 10 Mio U	S \$	
roduction cost: < 10 US \$			
Number of devices sold (in millions)	0.1	1	10
Development overhead	1 000%	100%	10 %





















Causal Order

Reichenbach [Rei57,p.145] defined *causality* by a mark method without reference to time: "If event e1 is a cause of event e2, then a small variation (a mark) in e1 is associated with small variation in e2, whereas small variations in e2 are not necessarily associated with small variations in e1."

Example: Suppose there are two events e1 and e2:

e1 Somebody enters a room.

e2 The telephone starts to ring.

Consider the following two cases

- (i) e2 occurs after e1
- (ii) e1 occurs after e2

© H. Kopetz 18/09/2003

Global Time

<page-header><section-header><text><text><text><text>

Clocks and Timestamps

A *clock* is a device that contains a counter and increments this counter periodically according to some law of physics (*microticks*).

7

Let us assume there exists an external observer with an atomic clock that has a granularity that is much smaller than the duration of any intervals of interest. We call such a clock a *reference clock z* -- Precision, e.g., one femto second $(10^{-15} \text{sec})!$

The *granularity* of a clock c is the number of microticks of the reference clock between any two consecutive microticks of c.

Given a clock and an event, a *timestamp* of the event is the state of clock immediately after the event occurrence, denoted by *clock (event)*.

Global Time

We assume that relativistic effects can be neglected.

© H. Kopetz 18/09/2003

Clock Drift Clock Drift: $drift _{i}^{k} = \frac{z(microtick _{i+1}^{k}) - z(microtick _{i}^{k})}{n^{k}}$ Drift Rate: $\rho_{i}^{k} = \left| \frac{z(microtick_{i+1}^{k}) - z(microtick_{i}^{k})}{n^{k}} - 1 \right|$ Perfect clock has drift rate of 0 Real clocks have drift rates from 10⁻² to 10⁻⁸ n^{k} nominal number of ticks of the reference clock within a granule of clock k. E H. Kopeter 1809/2003 Global Time



Precision	10
Offset between two clocks j,k at tick i:	
offset _i ^{jk} = $ z(microtick_i^j) - z(microtick_i^k) $	
Given an ensemble of clocks $\{1, 2,, n\}$, the maximum offset between any two clocks of the ensemble is called the precision of the ensemble at microtick i: $\Pi_{i} = Max \{ offse_{i}^{ik} \}$	
The process of mutual resynchronization of an ensemble of clocks in order to maintain a bounded precision is called <i>internal synchronization</i> .	
© H. Kopetz 18/09/2003 Global Time	

A	ccu	ira	cy
			•

The offset of clock k with respect to the reference clock z at tick i is called the *Accuracy*. The maximum offset over all ticks i that are of interest is called the accuracy of clock k. The accuracy denotes the maximum offset of a given clock from the external time reference during the time interval of interest.

This process of resynchronization of a clock with the reference clock is called *external synchronization*.

If all clocks of an ensemble are externally synchronized with an accuracy A, then the ensemble is also internally synchronized with a precision of at most 2A. The opposite is not true.

© H. Kopetz 18/09/2003

Global Time

Time Standards

International Atomic Time (TAI): TAI is a physical time standard that defines the second as the duration of 9 192 631 770 periods of the radiation of a specified transition of the cesium atom 133. TAI is a chronoscopic timescale, i.e., a timescale without any discontinuities. It defines the epoch, the origin of time measurement, as January 1, 1958 at 00:00:00 hours, and continuously increases the counter as time progresses.

Universal Time Coordinated (UTC): UTC is an astronomical time standard that is the basis for the time on the "wall clock". In 1972 it was internationally agreed that the duration of the second should conform to the TAI standard, but that the number of seconds in an hour will have to be occasionally modified by inserting a leap second into UTC to maintain synchrony between the wall-clock time and the astronomical phenomena, like day and night.

© H. Kopetz 18/09/2003 Global Time

11

A Problem with the Leap Second

Software Engineering Notes of March 1996 (p.16) reports on a problem that occurred when a leap second was added at midnight on New Year's Eve 1995. The leap second was added, but the date inadvertently advanced to Jan. 2. The synchronization of AP radio broadcast network depends on the official time signal, and this glitch affected their operation for several hours until the problem was corrected.

Making corrections at midnight is obviously risky:

(1) The day increments to January 1, 1996, 00:00:00.

(2) You reset the clock to 23:59:59, back one second.

(3) The clock continues running.

(4) The day changes again, and it's suddenly, January 2, 1996, 00:00:00.

No wonder they had problems.

© H. Kopetz 18/09/2003

Global Time

13

14

Global Time

If there is a single reference clock available, all time measurements can be performed by this single clock that acts as a common "global" time.

In a distributed system clocks in order to generate a common notion of time, a "global time" in the distributed system.

However, such a global time is an *abstract notion* that can only be approximated by the clocks in the nodes.

It is possible to select a subset of the microticks of each local clock k for the generation of the local implementation of a global notion of time. We call such a selected local microtick a *macrotick* (or a tick) of the global time.

© H. Kopetz 18/09/2003

Global Time













Fundamental Limits to Time Measurement

Given a distributed system with a reasonable global timebase with granularity g. Then the following fundamental limits to time measurement must be observed:

- If a single event is observed by two nodes, there is always the possibility that the timestamps will differ by one tick
- ♦ Let us assume that d_{obs} is the observed duration of an interval. Then the true duration d_{true} is

 $(d_{obs} - 2g) < d_{true} < (d_{obs} + 2g)$

- The temporal order of events can only be recovered, if the observed time difference $d_{obs} \ge 2g$
- The temporal order of events can always be recovered, if the event set is 0/3g precedent.

© H. Kopetz 18/09/2003

Global Time



Inconsistent Order on Dense Time Base

Event e1 is observed by node j at time 2 and by node m at time 1, while e2 is only observed by node k that reports its observation "e2 occurred at 3" to node j and node m. Node j calculates a timestamp difference of one and concludes that the events occurred at about the same time and cannot be ordered. Node m calculates a timestamp difference of 2 and concludes that e1 has definitely occurred before e2.













Central Master Algorithm

A unique node, the central master, periodically sends its time counter in synchronization messages to all other nodes, the slave nodes. As soon as a slave receives a new time value from the master, the slave records the state of its local time counter as the time of message arrival. The difference between the master's time contained in the synchronization message and the recorded slave's time of message arrival, corrected by the latency of the message transport, is a measure of deviation of the two clocks. The slave then corrects its clock by this deviation to bring it into agreement with the master's clock.

Precision of central Master Algorithm:

$$\Pi_{central} = \varepsilon + \Gamma$$

Global Time

© H. Kopetz 18/09/2003

 Delay Jitter

 The difference d_{max} - d_{min} is called the *delay jitter* ε.

 In standard OSI Protocols (with time redundant transmissions) the typical protocol execution time distribution is as depicted:

 d_{min}
 delay jitter

 d_{min}
 delay jitter

 d_{min}
 delay jitter

Distributed Clock Synchronization

Typically, distributed fault-tolerant clock resynchronization proceeds in three distinct phases.

- Every node acquires knowledge about the state of the global time counters in all other nodes by message exchanges among the nodes.
- Every node analyzes the collected information to detect errors and executes the convergence function to calculate a correction value for the node's local global time counter.
- The local time counter of the node is adjusted by the calculated correction value.

The algorithms differ in the way in which they collect the time values from the other nodes, in the type of convergence function used, and in the way in which the correction value is applied to the time counter.

© H. Kopetz 18/09/2003

Global Time









ε) = $k \Pi / ($	(N-2k) -	+E		
ε) = $k \Pi / ($	(N-2k) -	+ <i>E</i>		
N-2i	L ,			
$N-2\lambda$	L			
<i>yzantine erro</i>	or factor s in the ens	and is tab	ulated	
6 7	10	15	20	30
1.33 1.25	5 1.14	1.08	1.06	1.03
3	1.5	1.22	1.14	1.08
	4	1.5	1.27	1.22
	$N - 3k$ Byzantine error mber of nodes $\frac{6}{1.33}$ 1.25 3	N-3k Byzantine error factor mber of nodes in the ensu- $\frac{6}{1.33}$ $\frac{1.25}{1.14}$ $\frac{1.5}{4}$	Byzantine error factor and is table mber of nodes in the ensemble $\frac{6}{1.33} \frac{7}{1.25} \frac{10}{1.14} \frac{1.08}{1.22}$ $4 \qquad 1.5$	Byzantine error factor and is tabulated mber of nodes in the ensemble $\begin{array}{r} 6 & 7 & 10 & 15 & 20 \\ \hline 1.33 & 1.25 & 1.14 & 1.08 & 1.06 \\ \hline 3 & 1.5 & 1.22 & 1.14 \\ \hline 4 & 1.5 & 1.27 \end{array}$



Limit to Internal Clock Synchronization

Lundelius and Lynch have shown that in a system with N clocks and a delay jitter ϵ it is impossible to synchronize clocks better

 $\Delta_{\text{int}} = \varepsilon \ (1 - 1/N)$

The proof assumes that all clocks have perfect oscillators.

© H. Kopetz 18/09/2003

Critical Parameters

What are the critical parameters that determine the quality of the global time base?

- Drift offset $\Gamma = 2 R_{sync} \rho$
- Delay jitter $\varepsilon = d_{max} d_{min}$
- The occurrence of Byzantine

The delay jitter is smallest, if the clock synchronization is performed very close to the physical level--by the hardware.

Compared to the delay jitter, the algorithmic effects are small.

© H. Kopetz 18/09/2003

Global Time

synchronization message assembled and interpreted	approximate range of jitter
at the application software level	500µsec to 5 msec
in the kernel of the operating system	10µsec to 10µsec
in the hardware of the communication contr	oller 1 usec to 1 usec, or even better
Probabilistic Clock Synchronization:	
•	








Time F	ormat	ts						45
Network '	Гime Prc	otocol:						_
Full se	Full seconds UTC, 4 bytes			Binary fraction of second, 4 bytes				









What is an Architecture?

An *Architecture* establishes a blueprint and a framework for the design of a class of computing systems that share a common set of characteristics:

- Provides generic mechanisms to the application: e.g, clock synchronization, membership, diagnostics, fault masking
- Avoids property mismatches: All **interfaces** adhere to the same architectural style: no glue code needed. *Example: frame formats, byte ordering, protocol structure*
- Supports composability: The **precise specification of stable interfaces** in the domains of time and value makes it possible that subsystems can be developed and tested independently and integrated with manageable effort.
- Supports reuse of subsystems based on interface specifications.

Architecture Design is Interface Design.

© H. Kopetz 9/18/2003



3

Goals of the TTA

- To provide a computing infrastructure for safety-critical distributed real-time applications in different application domains.
- Meet the 10⁻⁹ failures/hour challenge.
- Driven by concerns for safety, fault-isolation and certification.
- Provide generic COTS (commercial of the shelf) hardware and system components for the implementation of safety-critical applications at reasonable costs by taking advantage of massproduced highly integrated SOCs (System-on-a-chip).
- Critical algorithms (e.g., clock synchronization, membership) should be validated by all all available means (formal, faultinjection) and should be solidified in silicon.

© H. Kopetz 9/18/2003



5







The *a priori* knowledge about the behavior is used to improve the Error Detection: It is known a priori when a node has to send a message (*Life sign for membership*). 9

- Message Identification: The point in time of message transmission identifies a message (*Reduction of message* size)
- Flow control: It is known a priori how many messages will arrive in a peak-load scenario (*Resource planning*).

For event-triggered **asynchronous architectures**, there exists an impossibility result: *'It is impossible to distinguish a slow node from a failed node!'* This makes the solution to the membership problem and the diagnosis problem difficult.













Attribute	Explanation	Antonym	
valid	A message is <i>valid</i> if its checksum and contents are in agreement.	invalid	
checked	A message is <i>checked at source</i> (or, in short, <i>checked</i>) if it passes the output assertion.	not checked	
permitted	A message is <i>permitted</i> with respect to a receiver if it passes the input assertion of that receiver.	not permitted	
timely	A message is <i>timely</i> if it is in agreement with the temporal specification	untimely	
value-correct	A message is <i>value-correct</i> if it is in agreement with the value specification	not value- correct	
correct	A message is <i>correct</i> if it is both timely and value-correct.	incorrect	
insidious	A message is <i>insidious</i> if it is permitted but incorrect	not insidious	









HL Service: Diagnosis

In a safety-critical system every anomaly in the architecture-even if it masked by fault-tolerance mechanisms--must be recorded.

The diagnostic service, which is being implemented as part of the central guardian, continuously monitors

- The proper operation (sending of messages) of every node
- The drift rate of all essential clocks
- Semantic checks on the data (post conditions of messages) if provided.

The diagnostic service is intended to support condition-based maintenance.













A fault-containment region (FCR) is a set of subsystems that shares one or more common resources that can be affected by a single fault and is assumed to fail independently from other FCRs.

- Tolerance w.r.t. spatial proximity faults requires spatial separation of FCRs: distributed architectures required.
- The fault hypothesis must specify the failure modes of the FCRs and their associated frequencies.
- Beware of shared resources that compromise the independence assumption: common hardware, power supply, oscillator, earthing, single timing source.



Independence of FCRs

There are two basic mechanisms that compromise the independence of FCRs

- Missing fault isolation
- Error propagation

The independence of failures of different FCRs is the most critical issue in the design of an ultra-dependable system:

- ♦ Is it justified to assume that a single silicon die contains two independent FCRs?--NO
- Can we assume that the failure modes of a single silicon die are wellbehaved (e.g., fail-silent) to the required level of probability?-- NO
- How can we make sure that FCR failures are not correlated, even at a very low level of correlation (e.g., 1 in 1000)?

© H. Kopetz 9/18/2003



29

















Fault Scenario 3: Massive Transient Disturbances ³⁹

A massive transient disturbance (e.g., caused by EMI) makes it impossible for nodes to communicate for a short interval.

The nodes themselves remain intact.

Detection of massive disturbance: by monitoring membership Handling of massive disturbance: In the worst case, restart of the whole cluster.

Restart time < 10 TDMA rounds (e.g., 10 msec if TDMA round takes 1 msec)

Strongly dependent on system environment!











































Meta Information

Every smart transducer node contains a class identifier that points to the meta-information and a unique identifier that identifies every sensor in the universe uniquely.

The OMG manages the identifier names.

The Meta Information about the meaning of the data stored in the IFS is not in the sensor, but on the WEB.

At the moment, research is ongoing to formalize parts the meta-information by using XML.

ACCESS	
Two methods to access a file:	
 Time-Triggered: Used for RS Interface Periodic execution of a preconfigured round. Round descriptor list RODL can be stored in an assigned IFS file 	
 Event-Triggered: Used for CP and DM Interface Read, write or execute any record within a master slar round: the master (client) must form the full address of the 	ve



Round Types					
Multipartner Round (1 RODL name I	T T): Data	Data	Data	Data	_
used for periodic the time writing data of the IFS re Master-Slave Round (E Record Address R	e-triggered R cords contain T): ecord Data	S Service, rea ing RT imag	ading and ges.		→ Time
used for the event-trigge write records of the IFS configuration data	red DM and containing ca	CP service th alibration, di	nat read and agnostic and		→ Time
© H. Kopetz 9/18/2003					

Future Plans

- Extend the TTA to higher bandwidths: an exploratory research project to implement the TTA on Gigabit Ethernet has been completed.
- Provide more high-level services as the need arises.
- Investigate the issues related to the implementation of large multicluster systems (e.g., multi-clusterclock synchronization)
- Investigate the rigorous specification of interface models in order to support model-based design.
- Explore issues related to the modular certification of TTA systems.














The Process of Abstracting

- The behavior of a safety-critical computer system must be explainable by a hierarchically structured set of behavioral models, each one of them of a cognitive complexity that can be handled by the human mind.
- Establish a clear relationship between the behavioral model and the dependability model at such a high level of abstraction that the analysis of the dependability model becomes tractable.
- From the dependability point of view, the future unit of hardware failure is considered to be a complete chip.

© H. Kopetz 9/18/2003

ssumed Hardware Failure Rates (Orders of Magnitude):		
Type of Failure	Failure Rate in Fit	Source
Transient Node Failures (fail silent)	1 000 000 Fit (MTTF = 1000 hours)	Neutron bombardment Aerospace
Transient Node Failure (non-fail silent)	10 000 Fit (MTTF= 100 000)	Fault Injection Experiments
Permanent Hardware Failures	100 Fit (MTTF= 10 000 000)	Automotive Field Data

© H. Kopetz 9/18/2003

Design Faults

No silver bullet has been found yet--and this is no silver bullet either: Interface Centric Design (ICD)!

- Partition the system along well-specified linking interfaces (LIF) into nearly independent components.
- Provide a hierarchically structured set of ways-and-means models of the LIFs, each one of a cognitive complexity that is commensurate with the human cognitive capabilities.
- Design and validate the components in isolation w.r.t. the LIF specification und make sure that the composition is free of side effects (composability of the architecture).

© H. Kopetz 9/18/2003





♦ A safety case is a set of documented arguments in order to convince experts in the field (e.g., a certification authority) that the provided system as a whole is safe to deploy in a given environment. 9

- The safety case, which considers the system as **whole**, determines the criticality of the computer system and analyses the impact of the computer-system failure modes on the safety of the application.
- The distributed computer system should be structured such that the required experimental evidence can be collected with reasonable effort and that the dependability models that are needed to arrive at the system-level safety are tractable.
- The safety case should be regarded as a design driver since it establishes the critical failure modes of the computer system.

© H. Kopetz 9/18/2003



Fault Containment

- The immediate consequences of a fault must be isolated to within a well-defined region, the *fault containment region*.
- Fault-Containment Regions must fail independently.
- Consider spatial proximity.
- ♦ Design Faults?

© H. Kopetz 9/18/2003



Establish a Consistent Notion of Time and State

A system-wide consistent notion of a discrete time is a prerequisite for a consistent notion of state, since the notion of *state* is introduced in order to separate the *past* from the *future*:

13

"The state enables the determination of a future output solely on the basis of the future input and the state the system is in. In other word, the state enables a "decoupling" of the past from the present and future. The state embodies all past history of a system. Knowing the state "supplants" knowledge of the past. Apparently, for this role to be meaningful, the notion of past and future must be relevant for the system considered." (Taken from Mesarovic, Abstract System Theory, p.45)

Fault-masking by voting requires a consistent notion of state in distributed Fault Containment Regions (FCRs).

© H. Kopetz 9/18/2003































Conclusion

Every one of these twelve design principles can be the topic of a separate talk!

Thank you

© H. Kopetz 9/18/2003

Kanghee Kim

khkim@archi.snu.ac.kr Seoul National University


























































































- Iterative method
 - We can compute the system backlog distributions { B_1 , B_2 , ..., B_k , ...} in turn, until B_k converges.
 - that is, until $|| B_k B_{k-1} ||$ falls below a threshold ε .
 - We can guess how close the computed solution is to the exact one, unlike the truncation method.
 - The convergence rate depends on the average system utilization.
 - If \overline{U} is close to 1, the method is not applicable.

European Summer School on Embedded Systems 2003

45

Seoul National University







a	sk	S	;ei	ts							
			I	exec	ution	times	u	tilizatio	ns	1	
task	task set		D_i	C_i^{\min}	- Ĉ _i	Cimax	Umin	0	Umax	1	
	হ	20	20	4	6	10		<u>[</u>]		Ī٢	
Α	τ_2	60	60	12	16	22	.58	.82	1.27		
	T 3	-90	90	16	23	36	1				
	τ_1	20	20	4	6	10		.87	1.27	1	
В	τ_2	-60	60	12	17	22	.58				only U is varied
	B	90	90	16	26	36					
	τ_1	20	20	4	7	10	()	.92	()	\mathbb{N}	
С	$ au_2$	-60	60	12	17	22	.58		1.27		
	T 3	90	90	16	26	36		l!]/	
	τ_1	20	20	3	7	11				1	
C1	τ_2	60	60	10	17	24	.46	.92	1.38		U ^{max} and U ^{min} are
	T 3	90	90	13	26	39					varied
	τ_1	20	20	2	7	12	l i		ļ i]	
C2	τ_2	60	60	8	17	26	.34	.92	1.50		
	τ_3	90	90	10	26	42	▶;		\ <i>`</i>	\bigvee	

Analysis A	CC	;u	racy							
 deadline miss 			RM							
	task set		simulation	STDA	exact	trune	iterative			
probability		τ_1	.0000 ± .0000	.0000		.0000				
	A	τ_2	$0000. \pm 0000.$.0000		.0000				
		Tz,	.0940 ± .0025	(_3931)>	.0940	.0940	.0940			
	в	τ_1	$0000. \pm 0000.$.0000	.0000					
		T 2	0.0000 <u>0000.</u> <u>0000.</u> <u>± 0000.</u>		.0000					
	L	T 3	.2173 ± .0033	<u>< 6913</u>	.2170	.2170	.2170			
	c	τı	$0000. \pm 0000.$.0000	.0000					
		₹2	$0000. \pm 0000.$	0000.		.0000				
		τ_3	$.3849 \pm .0052$.9075	.3852	.3852	.3852			
		<u>r</u> l	$0000. \pm 0000.$.0000		.0000				
	CI	2	0000 ± 0000	0000.	4.040.4	.0000				
	ļ	<u>n</u>	.4332 ± .0065	K_9209_/	.4334	.4334	.4334			
		<i>T</i>]	$0000. \pm 0000.$.0000		.0000				
		12	$.0002 \pm .0001$	8100.	.0002	.0002	.0002			
	L	r 3	$4859 \pm .0081$	1.9339	N.A.	.4860	.4860			
European Summer School on			50		Seoul N	lational	University			

Analysis Ad	ccu	61	icy (c	on	τα)		
deadline miss	1401		EDF					
	Lass	, sci	simulation	exact	trunc	iterative		
probability	ſ	ণ	$.0001 \pm .0000$.0001	.0001	.0001		
	A	T2	$0000. \pm 0000.$.0000	.0000	.0000		
		Ф,	$0000. \pm 0000.$	0000	.0000	.0000		
	ſ	ŋ	$.0013 \pm .0002$.0013	.0013	.0013		
	В	TZ .	$.0005 \pm .0002$.0005	.0005	.0005		
		Q,	$1000. \pm 0000.$.0000	.0000	.0000		
		গ	$.0223 \pm .0013$.0224	.0224	.0224		
	e	Ŧ2	$.0168 \pm .0014$.0169	.0169	.0169		
		τ,	$.0081 \pm .0011$.0081	.0081	.0081		
		η	$.0626 \pm .0031$.0630	.0627	.0627		
	CI	T 2	$.0604 \pm .0038$.0610	.0607	.0607		
		T 3	$.0461 \pm .0032$.0466	.0463	.0463		
		n	.1248 ± .0058	N.A.	.1250	.1250		
	C2	22	$.1293 \pm .0064$.1296	.1296		
		T 3	$.1136 \pm .0063$.1138	.1138		

Anal (SSE	ysi 3D	is 1 Col	lim mp	ie uta	atic	n)			
• accur	acy	evel	δ=	SS	BD _{ex}	act —	SSBI	D _{appro}	_{ox} II
	task								
	set	exact	$\delta = 10^{-3}$	$\delta = 10^{-6}$	$\delta = 10^{-9}$	$\delta = 10^{-3}$	$\delta = 10^{-6}$	$\delta = 10^{-9}$	
	A	.13	.00	.00	.00	.00	.00	.00	
			<i>p</i> =2	<i>p</i> =15	<i>p</i> =25	<i>I</i> =2	<i>I</i> =2	<i>I=</i> 3	
	В	.13	.00	.00	.01	.00	.00	.01	
			<i>p</i> =8	<i>p</i> =23	<i>p</i> =37	<i>I=2</i>	<i>I</i> =3	<i>I=</i> 6	
	C	15	.01	.03	.07	.00	.01	.03	
	~~·		<i>p</i> =29	<i>p</i> =63	p=96	/= 4	<i>I</i> =12	<i>I</i> =20	
			.02	.10	.25	.01	.05	.21	
		.51	<i>p</i> =54	<i>p</i> =115	<i>p</i> =173	1=7	<i>I</i> =20	1=35	
	00	NT A	.07	.31	.82	.02	.23	.88	
		IN.A.	<i>p=</i> 86	<i>p</i> =181	<i>p</i> =272	<i>I</i> =10	<i>I</i> =30	<i>l</i> =52	
European Sumi	ner Scho	ool on			52		Seo	ul Nation	al University



Sponsored by:









