

ESSES 2003 European Summer School on Embedded Systems

Lecture Notes Part XIX

Real-Time Systems: Synchronous Language Paradigm and Formal Methods in Real-time Systems



European Summer School on
Embedded Systems
Jul 14 - Oct 10 2003
Västerås Sweden

Editors: Ylva Boivie, Hans Hansson, Jane Kim, Sang Lyul Min

Västerås, September 29-October 3, 2003 ISSN 1404-3041 ISRN MDH-MRTC-112/2003-1-SE



www.mrtc.mdh.se

TRUST BUT ISOLATE, CHECK AND MONITOR

EUROPEAN SUMMER SUMMER SCHOOL ON EMBEDDED SYSTEMS (ESSES 2003)

October 2, 2003 Vasteras, Sweden

Aloysius K. Mok The University of Texas at Austin

		Today's Schedule
•	09:15 - 10:15	When Can We Trust
•	10:15 - 10:30	Break
•	10:30 - 11:45	Temporal Isolation
•	11:45 - 13:15	Lunch
•	13:15 - 14:30	Verification and Checking
•	14:30 - 14:45	Break
•	14:45 - 16:00	Real-Time Event Monitoring
•	16:00 - 16:30	Discussion

TRUST BUT ISOLATE, CHECK AND MONITOR

ABSTRACT

Formal methods are powerful techniques for guaranteeing that a real-time system meets its design requirements. However, because of economic considerations, engineers must live with at least some software and hardware components that have not been formally verified. Most legacy software and hardware components may not even have formal specification in the first place. This is the state of affairs and probably will remain so for the foreseeable future. How should a real-time system designer cope with this situation? There are of course well known engineering principles such as providing isolation to limit the interaction of components to narrowly defined interfaces, monitoring system behavior for abnormality and pinpointing violations to offending components in real time. In this lecture, we shall look at some of these commonsense engineering principles and the technical issues in their application to ascertain temporal properties of embedded systems.







TRACKING RELATION SHOUD HAVE NICE PROPERTIES

Locality

✓ Local changes in requirements induces local changes in design

Scalability

✓ Small changes in requirements induces small changes in design

Robustness

✓ Let us formalize the notion of "robustness" w.r.t real-time performance

WHAT IS ROBUSTNESS?

Reduction in system load means
 Decrease execution time of some task
 Decrease execution frequency of some task
 Use a faster processor

 Reduction in system load should preserve schedulability

 Robustness depends on the scheduling policy and type of timing constraints

































KERNELIZED MONITOR

- CPU allocation is in time quantums (size a system parameter). When a process is granted CPU time, it is allowed to occupy the CPU for a time quantum, say q time units. If the process releases the CPU early, another ready process will be immediately selected for execution, I.e., no forced idle time.
- The kernelized monitor is robust for Liu and Layland tasks under the condition: the task set is schedulable even if the execution time of each task increases by q time units



































Real Time Virtual Resource

How to measure (non)uniformity of supply, i.e., the difference between normalized supply function and the partition's supply function?

Instant RegularityAn arbitrary time pointSupplySupply Regularityarbitrary time intervalsSupplyTemporal Regularityarbitrary time intervalsTime	Measurement	Measurement objects	On what axis
Supply Regularityarbitrary time intervalsSupplyTemporal Regularityarbitrary time intervalsTime	Instant Regularity	An arbitrary time point	Supply
Temporal arbitrary time Time Time	Supply Regularity	arbitrary time intervals	Supply
	Temporal Regularity	arbitrary time intervals	Time























Resource Level Scheduling

To compute a partition with supply regularity= 2 and rate = α , simply look for two regular partitions such that sum of rates = α

Example:

Partition Π with rate of 0.36 and supply regularity of 2:

 $\Pi: 1/4 < 0.36 < 1/2 => 0.36 - 1/4 = 0.11$

1/16< 0.11 <1/8 => 1/4 + 1/8

Two regular partitions with rates of 1/4 and 1/8









How do we verify timing properties of programs running on a Real Time Virtual Resource with delay bound = Δ ?

- Add ∆ to minimum allowable separation (delay) and subtract ∆ from maximum allowable separation (deadline) between event pairs of interest. Caveat: be careful about computation's dependence on real time to make progress
- Think of it as verifying timing properties in systems where there is a jitter as big as △ in the spacing between any two events


























Resource Usage Bound Prediction





























Outline

- Introduction
- Event Model & Functions
- Simple Constraint & Timing Constraint
- Implicit Constraint
- Compilation & Monitoring Approach
- Timing Constraint on Time Intervals
- Timing Constraint with Confidence Threshold
- Summary

















































Nicholas Halbwachs Pascal Raymond

Verimag, CRNS Grenoble, France

61	Reactive Systems Permanent reaction	to an environment that cannot wait	embedded systems e.g., transportation, industrial control Specific features	deterministic	 concurrent (rogical 7 pilysical) safety critical 	7	Usual (asynchronous) languages for concurrency don't	work	Example: Every 60 seconds, emit a signal MINUTE	An attempt in ADA style:	task A: loop	delay 60; B.MINUTE!	end	Rendez-vous (symmetric communication) doesn't work.	Non-deterministic scheduling (asynchronous interleaving)	doesn't work.	No broadcasting	
T	Synchronous Programming	of Reactive Systems	— A Tutorial —	Nicolas Halbwachs Verimag/CNRS Verimag/CNRS	Grenoble, France	-1	0	Logical concurrency	ex. A digital watch:	- time keeper	- alarm	- stopwatch	- display manager	- button handler	Design these modules separately, compose them	concurrently.	n	

<pre>* For simpler implementation (periodic sampling)</pre>	ه "Real-time" correctness condition max transition time < min environment delay Synchronous programming	<pre>= high level, structured, modular description of interpreted automata description of interpreted automata f concurrency = synchronous product l every 60 SECOND do emit MINUTE end l every 60 MINUTE do emit HOUR end l </pre>
<pre>how are reactive systems commonly implemented? Bimple implementation (event driven) C Intialize Memory > foreach input_event do C Compute Outputs > C Update Memory > end</pre>	 ⁷ ⁸ ⁷ ⁸ ⁷ ⁸ ⁷ ⁸ ⁷ ⁸ ⁸ ⁹ ⁹	Our example in Esterel: every 60 SECOND do ewit MINUTE end $N:=0$ N:=0 N:=0 N:=0 N:=0 N:=0 N:=0





_	Synchronous Languages
→ Imperative Languages (Esterel, Synccharts)	Imperative • StateCharts
In Esterel: every 60 sec do emit min end	 <u>Esterel</u> Argos. SvncChart
ll every 60 min do emit hour end	Declarative
	• Lustre, Signal
17	18
Industrial use	
Avionics:	
Airbus, Honeywell, Eurocopter (Lustre) Dassault (Esterel)	
Snecma (Signal)	
Schneider-Electric, Electricité de France (Lustre)	
CAD:	
Cadence, Synopsys (Esterel)	
Telecom:	
Thomson, TI (Esterel)	
19	



rÛ	
The Lustre Language Boolean example node Nand(X,Y: bool) returns (Z: bool); var U: bool; let U = X and Y; Z = not U; tel tel Execution: X true true false true false Y false true false false true false	Z true false true true false true The Lustre Language The Lustre Language Memory • Previous operator: pre X x_0 x_1 x_2 x_3 x_4 pre X mil x_0 x_1 x_2 x_3 x_4 pre X mil x_0 x_1 x_2 x_3 x_4 i.e. (pre X)_0 undefined and $\forall i \neq 0$ (pre X)_i = X_{i-1} • Initialization: -> X x_0 x_1 x_2 x_3 x_4 Y y_0 y_1 y_2 y_3 y_4 X ->Y x_0 y_1 y_2 y_3 y_4 i.e. $(X ->Y)_0 = X_0$ and $\forall i \neq 0$ $(X ->Y)_i = Y_i$
4	0
The Lustre Language Combinatory programs • Basic types: bool, int, real • Constants: 2 $\equiv 2, 2, 2, \cdots$ true $\equiv true, true, true, \cdots$ • Point wise operators: $X \equiv x_0, x_1, x_2, x_{3} \cdots$ $X + Y \equiv x_0 + y_0, x_1 + y_1, x_2 + y_2, x_3 + y_{3} \cdots$	The Lustre Language Example: if operator node Max(A,B: real) returns (M: real); let $M = if (A \ge B)$ then A else B; tel Warning: functional if then else, not statement if $(A \ge B)$, then $M = A$; tel

0	11 : int);
The Lustre Language Correct recursive definition • The sequence can be built step by step • Example: alt = false -> pre alt • alt_0 = false_0 = false • alt_1 = (not pre alt)_1 = \neg alt_0 = true • alt_2 = (not pre alt)_2 = \neg alt_1 = false • alt_2 = (not pre alt)_2 = \neg alt_1 = false • etc • conter-example: X = 1/(2-X) • Unique solution X = 1 • Not computable: rejected • Sufficient condition: no combinational loop	The Lustre Language Exercises Initializations Initializations • Define a flow : P \equiv false, true, false, true., false, true P \equiv false, true, false, true P \equiv false, true, false, true P \equiv false, false, true P \equiv false, true. false, true P \equiv false, false, true P \equiv false, true. false, true P \equiv false, true. false, true P \equiv folow : F \equiv 1, 1, 2, 3, 5, 8, 13 P \equiv false folow : F \equiv 1, 1, 2, 3, 5, 8, 13 P \equiv false folow : F \equiv 1, 1, 2, 3, 5, 8, 13 P \equiv false folow : F \equiv 1, 1, 2, 3, 5, 8, 13 P \equiv false folow : F \equiv 1, 1, 2, 3, 5, 8, 13 P \equiv 1, 1, 2, 7, 7, 7, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10
8 outputs se pre min; se pre max;	10
<pre>The Lustre Language Raising edge node Edge (X : bool) returns (E : bool); let E = false -> X and not pre X ; tel Min and max of a sequence node MinMax(X : int) tel Min and max i int); ← several let min = X -> if (X > pre min) then X el max = X -> if (X > pre max) then X el tel </pre>	The Lastre Language Correct recursive definition (cont'd) • Problem: X = if C then Y else A; Y = if C then B else X; • Syntactic loop, • but not semantics loop: Y = X = if C then B else A; Y = X = if C then B else A; • Choice in Lustre: syntactic loops are rejected • Remarks: • general problem of synchronous approach • related to the <i>causality</i> problem

12 The Lustre Language	<pre>Node with several outputs • Left-hand list: node MinMaxAverage(X : int) return var min, max : int; let</pre>	14The Lustre Language14The Lustre Language $robit = 1$
e Lustre Language	<pre>Modularity euse euse • Each user defined node becomes an availabl • Instantiation in a functional style • Instantiation in a functional style • Example: node Tempo(X : bool; delay : int) node Tempo(X : bool); var cpt : int; let cpt = CountR(true -> not pre Y, :</pre>	 <i>Clocks</i> <i>Cl</i>

The Lustre Language The Lustre Language The Lustre Language And Clock of a node instance = clock of its effective inputs • Clock of a node instance = clock of its effective inputs • Sampling inputs = enforce the whole instance to run slower • In particular, sampling inputs \neq sampling output: c true true false false true false true false Count (true) when C 1 2 3 4 Count (true) when C 1 2 5 7 7	The Latent Latentian Clock verification Rules to check clocks within a node: • Rules to check clocks within a node: • The fastest clock is called the base clock • Constants are on the base clock • Constants are on the base clock • The default for inputs is to be on base clock • Clock(X when C) = C • Clock(X when C) = C • Clock(X op Y) = Clock(Clock(X)) • Clock(X op Y) = Clock(Clock(X)) = Clock(Y) • Clock(X op Y) = Clock(Clock(X)) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) = Clock(Y) • Clock(X op Y) = C iff C = Clock(X) = Clock(Y) = Clock(
The Lustre Language The Lustre Language Mittalization problem (classical error) $X = -3 = 0$ $2 = 7 = 8$ $C = false false true false false false current(X when C) nil nil 0 = 2 = 2 = 2 C Trick: sampling with initially true clocks C1 = true -> C true false true false true false true C1 = true -> C true false true false true false true E = if C then current(X when C) else (dflt -> pre E); E = if C then current(X when C) else (dflt -> pre E);$	The Lustre Language The Lustre Language The Lustre Language A correct the X when C correct the X and C are on the same clock \therefore When C correct the X and C are on the same clock \therefore When C correct the immediately faster clock \therefore thue false true true true true fals

The Lustre Language	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	
The Lustre Language	 Static verification of clocks Similar to type-checking (no inference) variables must be declared with their clocks (as a consequence clocks are named) clock equivalence = same variable name 	

Introductory example: a speedometer • receives signals Second and Meter • each Second emit a signal Speed carrying the number of Meters received during the last Second	An Esterel process communicates with its environment by means of (pure or valued) signals. Its behavior is a sequence of reactions, each of which triggered by input signals Ex.: a behavior of the speedometer Ex.: a behavior of the speedometer free second meter free second meter free second meter In a reaction, a signal is either present or absent (instantaneous broadcast)
Introduction to Esterel and its Semantics	<pre>module Speedometer: input Second, Meter ; output Speed : integer in output Speed : integer in loop var Distance := 0 : integer in abort abort every Meter do Distance := Distance+1 end every when Second ; end var end var end var end loop</pre>



Some derived statements Some derived statements await S weak abort stat when S weak abort stat when S (= trap T in [stat; exit T I I await S; exit T] end) pause pause (= await tick)	<pre> Example 1: Example 1: Parallel composition and instantaneous broadcast input Second; input Second instantaneous broadcast in every 60 Second do emit Minute end in every 60 Minute do emit Hour end]] </pre>													
Kernel language nothing, haltKernel language nothing, haltNethen stat stat ; stat stat ; stat if exp then stat else stat loop stat end trap id in statvar var_decls in stat signal signal_decls in stat isgnal signal_decls in stat 	abort stat1 when S timeout stat2 end abort stat1 when S; (= trap T in abort stat1; exit T when S; stat2 end every S do stat (= await Occ; loop abort Stat ; halt when Occ end													
14 Structure nesting and priorities	 both A and B have occurred. both A and B have occurred. receives pure signals click and hsec. emits double whenever two clicks happen within d hsec, and single whenever a click is not followed by a second click within that delay. 	13	16 16	integer; Correct solution:	hsec; module mouse: constant d: integer;	le, double;	output single, double;	ick; emit double loop await click;	abort await d hsec; emit single	ngle end when click	timeout emit double end	end	neous "click" and "d hsec" end	16 16
--	--	----	----------	-----------------------------	--	---------------	------------------------	------------------------------------	---------------------------------	---------------------	-------------------------	-----	--------------------------------	----------
	Exercise: emit O as soon as Restart on any occurrence of			module mouse: constant d: i	input click, h	output single	loop await click;	abort await clic	when d hsec	timeout emit sing	end	end	slightly wrong when simultan	

18	Exercise: Reflex game	The player puts a coin in the machine After a random delay, the machine switches on the go lamp The player should press the stop button as soon as possible Then the machine displays the time (in ms.) elapsed between go and stop. The go is switched off, the game_over lamp is switched on, and	 a new game can start Exception cases: the player presses the stop before go (cheating! ring the bell and end the game) the player does not press stop within limit_time ms. after the go lamp is on (abandon, end the game) Initially, only the game_over in on, and the machine displays 0. 	 ¹ The story of Esterel The story of Esterel developped since early 80th at CMA/ENSMP and Inria [G. Berry] developped with a graphical syntax: SyncCharts [Ch. Andre, 1996] now equipped with a graphical syntax: SyncCharts [Ch. Andre, 1996] e now equipped by Esterel-Technologies e several sources, many users e the several org
17		module mouse: constant d: integer; input click, hsec; output single, double; loop await click;	abort await d hsec; emit single when click timeout emit double end end end	٩ ٤
		module mouse: constant d: integer; input click, hsec; output single, double; loop await click;	abort await click; emit double when d hsec timeout emit single end end end	Reflex game: declarations module REFLEX_GAME : constant limit_time : integer; function RANDOM() : integer; input MS, COIN, STOP; output DISPLAY(integer), GO_ON, GO_OFF, GameOver_ON, GameOver_O RingBell;











 Solutions : forbid loops (Lustre) forbid instantaneous reaction to absence (SL [Boussinot]) one and only one behavior in classical logic one and only one behavior in constructive logic (Esterel V5) 	ŷ	Computing in constructive logic: • Use Scott's Boolean domain with $0 - 1$ 0 $\land \bot = \bot \land 0 = 0$ \bot 1 $\lor \bot = \bot \lor 1 = 1$ • or use dual rail encoding : $x_0 x_1$ with $\begin{cases} x_0 = 1 & \text{iff } x \text{ surely } 0 \\ x_1 = 1 & \text{iff } x \text{ surely } 1 \end{cases}$
Source of all the problems with the semantics of Statecharts and Sequential Function Charts (Grafcet) Statecharts and Sequential Function Charts (Grafcet) Where does the problem come from ? The result of a reaction is a fixpoint of a function which is not necessarily increasing (because of the negation, or the reaction to absence)	a	A strange Lustre program: A strange Lustre program: x = x; y = x and not y; only one behavior in classical logic no behavior in constructive logic! T



L4	Other example:	constructive operational semantics of SyncCharts	To compute the reaction to an input event	 give the value ⊥ to all other signals 	 evaluate the top level 	14	 after termination of the inside reaction, if there are weak transitions sourced in the box if the current signal values validate a prioritary weak transition sourced in the box, fire the transition (ignoring the content of the box) If the guard of all prioritary inhibiting transitions evaluate to L, postpone the treatment If the evaluation blocks, or if some output signals keep the value L, there is a causality problem. 	16
13	$t_0 = m_0 + t_2 \cdot \overline{r_2} \qquad t_1 = m_1 + t_0 \cdot \overline{r_0} \ t_2 = m_2 + t_1 \cdot \overline{r_1}$	but $ullet$ if $m_0=1,t_0=1$,	$t_1=m_1+\overline{r_0},\ \ t_2=m_2+(m_1+\overline{r_0}).\overline{r_1}$ $ullet ext{if} m_1-1,t_2-1$	$t_2=m_2+\overline{r_1}$, $t_0=m_0+(m_2+\overline{r_2})$, $\overline{r_0}$	$ullet ext{ if } m_2 = 1, t_2 = 1 \ , \ t_0 = m_0 + \overline{r_2} \ , \ \ t_1 = m_1 + (m_0 + \overline{r_0}) \cdot \overline{r_2}$	remains to show that $m_0 ee m_1 ee m_2$ always true $_{^{13}}$	 To evaluate a "box" To evaluate a "box" if there are inhibiting transitions sourced in the box if the current signal values validate a prioritary inhibiting transition (ignoring the transition (ignoring the content of the box) if the guard of all prioritary inhibiting transitions evaluate to L, postpone the treatment otherwise go inside the box (i.e., evaluate all parallel components inside) otherwise go inside the box 	15





<pre>Example Example Example Example init := true ; init := true ; if oreach step do read(c, y) ; ifinit then fedge := c -> (c and not pre(c)); edge := c -> (c and not pre(c)); if edge := c and not _pc ; if edge then x := x+y ; init := false ; _pc := c ;</pre>	end for	58	Sorting variable computation, and choice of memories (2) Consider the graph of the relation " $>$ " \cup " \succ ".	Remove ≻ edges to cut all loops (if any). The resulting graph is a partial order.	Whenever an edge $x \succ y$ is removed, a buffer py must be introduced.	28
 ²⁶ Compilation: sequential code generation Single loop (implicit automaton) obvious for data-flow programs: ent the variables according to their dependences enoose a suitable set of memories 	25	27	Sorting variable computation, and choice of memories $x > y$ iff x appears outside of any "pre" in the definition of u (x must be computed after u)	> is a partial order, if there is no causality error	$x \succ y$ iff <code>pre(y)</code> appears in the definition of $x~(x$ should be computed before y , i.e., from the previous value of $y)$	27



In kernel language:	abort halt ¹ when R; loop abort	 abort halt² when A 11 abort halt³ when B]; emit O; halt ⁴ when R end	 ¹⁰ Explicit automaton Explicit automaton every efficient code every efficient code fossible exponential growth of the code (less than for asynchronous languages) Esterel is now compiled also into an implicit automaton (less than for asynchronous languages) Esterel is now compiled also into an implicit automaton (less than for asynchronous languages) Esterel is now compiled also into an implicit automaton (less than for asynchronous languages) Esterel is now compiled also into an implicit automaton (less than for asynchronous languages) Esterel is now compiled also into an implicit automaton (less than for asynchronous languages)
22	An example in Esterel	every R do [await A await B] ; emit O ;	end every	<pre>13 26 26 26 26 26 26 26 26 26 26 26 26 26</pre>





46	Solution 2 : Distinguish between	 the "surface" of the body, i.e., a piece of code corresponding to its first reaction, 	 and its "depth", i.e., a piece of code corresponding to other reactions. surf(await T) = pause depth(await T) = await immediate T 	<pre>surf(present S then emit O) = present S then emit O depth(present S then emit O) = nothing 46</pre>	
Solution1 : Code replication	loop	signal S1 in [await T; emit S1 II present S1 then emit O] end signal S2 in[await T; emit S2 present S2 then emit O 	end -45	<pre>47 45 45 45 45 45 45 45 45 45 45 45 45 45</pre>

Verification of Synchronous Programs Introduction Introduction Functional verification Does the program compute the right outputs? Expected relation among time between inputs and outputs: temporal properties Intuitive partition of temporal properties Safety: something (bad) never happens Liveness: something (good) eventually happens 	Verification of Synchronous Programs Introduction 3 Some properties • It's impossible to be late and early • It's impossible to directly pass from late to early • It's impossible to remain late only one instant • If the train stops, it will eventually get late The 3 first ones are obviously safety, while the one is a typical liveness: it refers to unbounded future
Verification of Synchronous Programs Pascal Raymond Vérimag/CNRS, Grenoble	<pre>Varification of Synchronous Programs Terrification of Synchronous Programs Texample: the beacon counter in a train Counts the difference between beacons and seconds Counts the difference between beacons and seconds Counts the difference between beacons and seconds Decides whether the train is late, early or ontime Ocutes by such the train is late, early or ontime Decides whether the train is late, early or ontime Ocutes to avoid oscillations Total first Decides whether the train is late, early or ontime Decides whether the train is late, early or ontime Decides whether the train is late, early or ontime Decides whether the train is late, early or ontime Decides whether the train is late, early or ontime Decides whether the train is late, early or ontime Decides whether the train is late, early or ontime Decides whether the train is late, early or ontime Decides whether the train is late, early or ontime Decides then -1 else 0); Decides then -1 else 0); Decides Counter ontime) and (diff > 1); Decides Counter ontime) and (diff > 1); Decides -> pre late) and (diff < -1); Dec</pre>

Verification of Synchronous Programs Implicit state machine 5	Verification of Synchronous Programs
Common model for synchronous programs	Conservative Abstraction
• Obvious for Lustre (memory = pre operators)	Conservative Abstraction
• Less obvious, but still true, for Esterel/SyncCharts (cf. compilation)	Model and verification
• Less obvious, but still true, for Esterel/SyncCharts (cf. compilation)	The explicit automaton is the set of behavior,
• Less obvious, but still true, for Esterel/SyncCharts (cf. compilation)	so exploring the automaton is checking the program
• Less obvious, but still true, for Esterel/SyncCharts (cf. compilation)	Problem: The automaton may be infinite, or at least enormous,
• Less obvious, but still true, for Esterel/SyncCharts (cf. compilation)	it is impossible to explore it
• Tess obvious, but still true, for Esterel/SyncCharts (cf. compilation)	Idea: work on a finite (not too big) abstraction of the program
• Tansition $q \xrightarrow{i/o} q'$ iff $q' = g(i, q)$ and $o = f(i, q)$	N.B. the abstraction must conserve at least some properties
• In general: infinite state machine (numerical)	(otherwise it's useless)
Verification of Synchronous Programs Implicit state machines Functionality of synchronous program A synch. prog, is a function from infinite seq. of inputs to infinite seq. of outputs: $\mathcal{P}(I_0, I_1, I_2, \dots) = O_0, O_1, O_2, \dots$ defined via a well initialized internal memory e inputs I, outputs O e nory M, initial value M_0 • Output function: $M_{t+1} = g(I_t, M_t)$ Transition function: $M_{t+1} = g(I_t, M_t)$ $M_0, M_1, M_2 \dots$ s.t. $\forall t \ O_t = f(I_t, M_t)$ and $M_{t+1} = g(I_t, M_t)$	Verification of Synchronous Programs Implicit state machine 6 Mathematical Approximation of Synchronous Programs Implicit states mathematical and the series of the serie

Verification of Synchronous Programs	Conservative Abstraction $\mathcal S$	Verification of Synchronous Programs O
Example Abstraction of numerical comparisons in they become "free" boolean variables: a_1 for diff > 3 a_2 for diff > 1 a_3 for diff > 1 a_4 for diff < -3 a_4 for diff < -1	the beacon counter, $\vec{a}_1 \rightarrow \vec{a}_2$ $\vec{a}_4 \rightarrow \vec{a}_4$	 Conserved properties It's impossible to be late and early (safety) It's impossible to directly pass from late to early (safety) It's impossible to directly pass from late to early (safety) It's impossible to remain late only one instant (safety) It's impossible to remain late only one instant (safety) It's possible to remain late only one instant (liveness) It's possible to remain late only one instant (liveness): true on the abstraction, false on the real program ! Important to precisely know what is preserved by the abstraction
Verification of Synchronous Programs Abstraction and safety • Finite abstraction is a special case of • Anything which is impossible in the abs on the program • The counterpart is (in general) false \Rightarrow safeties are preserved or lost, but never As a consequence, when checking a safety • the verification succeeds \Rightarrow property s • the verification fails \Rightarrow inconclusive (it may be a <i>false negative</i>)	Conservative Abstraction 10 over-approximation itraction is impossible introduced on the abstraction: satisfied	Verification of Synchronous Programs Expressing properties 11 Expressing properties Expressing properties Liveness requires complex formalisms (temporal logics) Safety can be program (temporal logics) Safety can be programed \Rightarrow observers Observe Observe Outputs and outputs of the program (or, equivalently, outputs "ko" when the behavior violate (property)

Verification of Synchronous Programs Expressing properties 12	Verification of Synchronous Programs 13
<pre>Example (in Lustre) • It's impossible to be late and early: ok = not(late and early); ok = not(late and early); • It's impossible to directly pass from late to early: ok = true -> (not early and pre late); • It's impossible to remain late only one instant: Plate = false -> pre late; Pplate = false -> pre Plate; ok = not(not late and Plate and not Pplate);</pre>	<pre>Assumptions Convenient to split property into assumption/conclusion: "if the train keeps the right speed, it remains on time" property is simply ok = ontime, assumption can be: "if a neive: assume = (sec = bea); envie: assume = (sec = bea); f more sophisticated, bea and sec alternate: SF = switch(sec and not bea, bea and not sec); BF = switch(bea and not sec, sec and not sec); BF = switch(bea and not sec, sec and not bea); assume = (SF => not sec) and (BF => not bea); with: node switch(on, off : bool) returns (s: bool); let s = false -> pre(if s then not off else on); tel</pre>
Verification of Synchronous Programs Expressing properties 14 General scheme	Verification of Synchronous Programs Proving properties 15 Proving properties
Program $(one content of the assume safety) assume (one content of the assumed safety) (one content of the assume the assume satety) (one content of the observer of the expected safety) (one content of the observer of$	Abstracted verification program with 2 "outputs" Special case of Boolean synchronous program with 2 "outputs" Free variables V , state variables S Init is $\mathbb{B}^{ S } \to \mathbb{B}$ Init : $\mathbb{B}^{ S } \to \mathbb{B}$ Transition functions: $g_k : \mathbb{B}^{ S } \to \mathbb{B}$ for $k = 1 \cdots S $ Assumption: $H : \mathbb{B}^{ V } \to \mathbb{B}$ Property: $\phi : \mathbb{B}^{ V } \to \mathbb{B}$ (N.B. we identify predicates and sets)



Wriffication of Synchronous Programs Enumeration (forward) algorithm 21 Notes on implementation • depth first, breath first, or other • depth first, breath first, or other • compact encoding of states • very costly: $ Acc $ times the cost of post _H (q), with $ Acc \sim 2^{ S }$ • backward is even worse: $pre_{H}(q)$ is more complex than $post_{H}(q)$ • backward is never used in practice) (enumerative backward is never used in practice) Big problem: computing $pre_{H}(q)$ • For a given q , find all v s.t. $H(q, v)$ • Typical decision problem (NP-complete) • Need for non trivial, efficient decision procedure → Digression on efficient decision techniques	Verification of Synchronous Programs Binary Decision Diagrams Binary Decision Diagrams Binary Decision Diagrams Binary Decision Diagrams For any $f \in \mathbb{B}^n \to \mathbb{B}$: $f(x, y,, z) = x \cdot f(1, y,, z) + \bar{x} \cdot f(0, y,, z)$ Let's define f_x and f_x in $\mathbb{B}^{n-1} \to \mathbb{B}$ by: $f_x(y,, z) = f(1, y,, z)$ Let's define f_x and f_x are unique $f_x(y,, z) = f(1, y,, z)$ for any f and any x, f_x and f_x are unique Exercise: $f(x, y, z) = x \cdot y + (y \oplus z) f_x, f_y, f_z$? $f_y = x \cdot y + \bar{y} = x + \bar{y}$
<page-header><page-header> Mention of Synchronic Decemption 1000 Production 1000 Product</page-header></page-header>	Verification of Synchronous Programs Enumerative (forward) algorithm 22 Decision techniques Problem: let <i>F</i> be a formula on <i>V</i> , find all $v \in 2^{ V }$ s.t. $F(v)$ Mainly two kind of solutions. The solutions, related to Sat-Solving, reference algo is Davis-Putnam • Construction of the solution set, related to canonical form, reference method is Binary Decision Diagrams (BDD) We study BDDs: • Used with a certain success • defress also the problem of state explosion • defress als





Number State State Section State State Signed BDD Signed BDD Cost of negation Same structure, only leafs differ BDDs for f and $\neg f$ are very similar: same structure, only leafs differ Image: Same structure, only leafs differ They don't share any node (costly in space) Image: Same structure, only leafs differ They don't share any node (costly in space) Image: Same structure, only leafs differ They don't share any node (costly in time) Image: Same structure, only leafs differ They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time) Image: Same structure They don't share any node (costly in time)	Verification of Synchronous Programs Signed BDD 35 Definition of SBDD SBDD and FPOS are defined recursively: (s, f) \in {+, -} > × FPOS (s, f) \in {+, -} > * + + + + + + + + + + + + + + + + + +
erification of Synchronous Programs Jotes on complexity • Cost of $\neg \alpha$: is linear w.r.t the size of α • Cost of $\alpha \star \beta$: is in size α times size β • Algebraic formula to BDD: exponential (worst case) • Variable ordering is very important: $(x_1 \oplus x_2) \cdot (x_3 \oplus x_4) \cdots (x_{2n-1} \oplus x_{2n})$ size in $O(n)$ for $x_1 \prec x_3 \prec \cdots \prec x_{2n-1} \prec x_2 \prec x_4 \prec \cdots \prec x_{2n}$ $\cdots \prec x_{2n}$ $\cdots \prec x_{2n}$ of variants/implementations • a fundamental variant: Signed BDD	signed BDD 34 signed to find the functions for a signed BDD 34 signed by adding a sign flag $(1,1,\ldots,1) = 1$ $\in \mathbb{B}^n \to \mathbb{B}$ is positive iff $f(1,1,\ldots,1) = 1$ $(1,1,\ldots,1) = 1$

Verification of Synchronous Programs Verification of Synchronous Programs Signed BDD 15 • Negation is free • Negation is free • Always better than "classical" BDD (space and time) • Always better than "classical" BDD (space and time) • Always better than "classical" BDD (space and time) • Always better than "classical" BDD (space and time) • Always better than "classical" BDD (space and time) • Always better than "classical" BDD (space and time) • Always better than "classical" BDD (space and time) • Always SBDD • Even if it is not explicit, they are always SBDD • Even if it is not explicit, they are always SBDD • Even if it is not explicit, they are always SBDD • Even if it is not explicit, they are always SBDD • Even if it is not explicit, they are always SBDD • Even if it is not explicit, they are always SBDD • Foren if it is not explicit, they are always SBDD • Interference • Interference • Interference • Interference • Interference • Interference (depending on Shannon depending on Shannon depending on Shannon depending on Shannon depending	Verification of Synchronous Programs Forward symbolic algorithm e operates on a verification program $(S, V, \operatorname{Init}, G, \phi, H)$, (we note $Q = 2^{ S }$ the state space), manipulates sets of states (formulas on S) and transitions (formulas on $S \times V$). e uses set (i.e. logical) operators $(\cup, \cap, \setminus \operatorname{etc})$. uses set (i.e. logical) operators $(\cup, \cap, \wedge \operatorname{etc})$. Uses image computing: $\operatorname{Post}_H : 2^Q \to 2^Q$ $\operatorname{Post}_H(X) = \{q' \exists q \in X, v \in 2^V H(q, v) \land q^{-w}q'\}$ (implementation is presented later)
Verification of Synchronous Programs Signed BDD 36 Full example: $x \cdot y + (y \oplus z)$ $x + (y \oplus z)$ $x + (y \oplus z)$ $x + (y \oplus z)$ $y + (y \oplus $	Verification of Synchronous Programs Symbolic algorithms Symbolic algorithms Bynoblic algorithms Encoding sets by formulas • Enumerative algo \Rightarrow complexity is related to number of states/transitions by Boolean formula (states, transitions) by Boolean formula (BDD) • Example: $S = \{x, y, z, t\}$, states such that $x + y \cdot \neg t$: • Example: $S = \{x, y, z, t\}$, states such that $x + y \cdot \neg t$: • IO concrete states • small formula (3 BDD nodes)









Metitotic for the product of the pr	Verification of Synchronous Programs Extended for Assumptions Extended by the extended of the
Verification of Synchronous Programs Example of forward proof 56 New reachable states: $Acc_1 \equiv Acc_0 + (c = m) \equiv (c = m)$ intersection with Err empty, continue Step 2 \Rightarrow Image computing for $Acc_1 \land H = (c = m) \cdot (x = y)$ we have $g_c \downarrow (c = m) \cdot (x = y) = x$ we have $g_m \downarrow (c = m) \cdot (x = y) = x$ So $Img[x, x] \equiv (c' = m')$ $Acc_2 = Acc_1$, stop: proof succeeds	Verification of Synchronous Programs Extendable Assumptions 58 As a matter of fact, infinite sequences such that not (pre X and pre pre X) remains true are exactly the same than those such that: not (X and pre X) remains true ! But, with this assumption, the proof fails: $-\chi/\alpha^{*} - \chi^{-\alpha^{*}}$ This is indeed a false negative, due to the approximation we have made: always ((once not assume) or ok) instead of: (always assume) \Rightarrow (always ok) Intuitively: the red transition should not be considered since it leads to a sink state

Verification of Synchronous Programs	xtendable Assumptions 60	Verification of Synchronous Programs $G1$
Non-extendable assumptions They raise problems: They raise problems: • they may introduce false negative • they may be <i>inconsistent</i> : it is impossible, starting in the initial statinitely the assumption It's a big problem ⇒ anything you try to prist initely the assumption It's a big problem ⇒ anything you try to prist initely the assumption It's a big problem ⇒ anything you try to prist initely the assumption It's a big problem ⇒ anything you try to prist initely the assumption it is impossible, starting in the initial stating in the ini	te, to satisfy indef- roove is true if the esign error!	What to do with non-extendable assumption ? • Detect and reject them? • Detect and reject them? too strong: they are sometime very convenient too strong: they are sometime very convenient. • Detect and treat them? A priori treat them? • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', v') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, v) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q) \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q') \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q') \mid \exists (q', q') \land q^{-\nu} q'\}$ • let $PreT(X) = \{(q, q') \mid \exists (q', q') \land q^{-\nu} q'$
Verification of Synchronous Programs Ex A posteriori treatment For forward proof, the "extendable" notion is not matter if H is non-extendable as long a are not concerned. Solution: • Compute the whole set of reachable stat • At the end, remove all sinks from Acc(i.e. Some(Acc) $= \emptyset$: inconsistent assumpt Some(Acc) \cap Err $= \emptyset$: success Some(Acc) \cap Err $\neq \emptyset$: failure Exo: What about backward proof ?	<pre>xtendable Assumptions 62 too strong: it does as reachable states tes tes tes tion tion</pre>	

Paul Petersson Wang Yi

Uppsala Universitet

Modeling and Verification: an introductory course

%History, motivation and basic concepts

- % Transition systems and Temporal logics
- Basic model checking algorithms
- Timed systems, Timing constraints, DBM's
- $\ensuremath{\mathbb{K}}$ Unification of Scheduling and Verification
- Stools (e.g. UPPAAL, and TIMES)

Modeling and Verification

Lecture 1 a brief introduction








Reality: 10 years later (1980)

History: Model checking for reative systems invented in the early 80s [Pnueli 77, Clarke et al 81.Sifakis et al 81]
% Temporal logics, Model ⊢ φ
in onterminination, control-intensive, less data
in Finite state systems [ABP ca 140 states, 1984]
infinite state systems, a hot topic right now)
% BDD-based symbolic technique [Bryant 86]
in SMV 1990 Clarke et al, state-space 10²⁰
% Many followers e.g SPIN, COSPAN ... were developed ...

History: Model checking for real time systems, started in the early 80s [Alur&Dill 1990, UPPAAL et al]

- Timed automata, timed process algebras [Alur&Dill 1990, I was there!]
- DBM and constraints [Bellman 58, Dill 89]
- Kronos, Hytech, 1993-1995
- ☐ TAB, 1993, UPPAAL 1995 (**TIMES 2002)**

Reality 35 years later (2003)

- Hany extensions and improvements have been proposed, various tools exist: commercial and non-commercial
- Good complete specifications are still hard to obtain
- However this is not a real problem !

Reality 35 years later (2003)

- Checking simple (e.g. Is a state reachable?) or generic (e.g. Is a program deadlock free?) properties is already extremely useful!
 The goal is no longer seen as proving that a system is completely,
- absolutely and undoutedly correct (bug-free) The objective is to have tools that can help a developer find errors
- and gain confidence in her design. That is achievable
- $\ensuremath{\mathbb{R}}$ Now widely used in hardware design, protocol design, embedded systems...



















































SPECIFICATION

How to ask questions: Specs ?

Specification=Requirement, Lamport 1977

Something (bad) will not happen
 Liveness

Something (good) must happen # Realizability (Schedulability)



VERIFICATION

Model meets Specs ?

Verification

Semantics of a system

= all states + state transitions (all possible executions)

Verification

= state space exploration + examination



Approaches to Verification

- Manual: Proof systems, paper and pen Find invariants (difficult !)
 - ☑ Induction: Assume nth-state OK, check (n+1)th OK
 ☑ Boring ⊗ (more fun with programming)
- Semi-automatic: Theorem proving
 - Suse theorem provers to prove the induction step Se.g. PVS, HOL, ALF
 - $\hfill \ensuremath{\mathbb{R}}$ Require too much expertise $\ensuremath{\mathfrak{B}}$
- % Automatic: Model-Checking ©
 - State-Space Exploration and Examination e.g. SPIN, SMV, UPPAAL

Two basic verification algorithms

ℜReachability analysis
⊡Checking safety properties

Scoop detection

Checking liveness properties











Solutions

- I Theorem provers
- 🕷 Manual proofs
- % Symbolic Techniques e.g. BDD [Bryant 86]
- % Abstraction techniques
 [Cosot, Kurshan]
- % Approximation methods [Holzman, Wang-Toi ...]
- 3% On-the-fly verification [Holzman]
- % Partial order reduction [Wolper et al]
- 36 Compositional verification [too many]

36





The dream goes on End of INTRODUCTION ** Automatic Verification, a useful and applicable technique as compiler theory! End of INTRODUCTION



Model-Checking Finite-State Systems

Finite Automata, CTL, LTL and Model Checking

Finite state automata

Finite graphs with labels on edges/nodes
a set of nodes (states)
a set of edges (transitions)
a set of labels (alphabet)

United	(Investigation of the second se	
Complete Systems and Kripke Structure	CTL Models = Kripke Structures	
From now on, we shall consider only Complete systems, that is, automata with labels on nodes.	A CTL-model is a triple $\mathcal{M} = (S, R, Label)$ where	
There is no essential difference between models with labels on nodes or transitions	 S is a non-empty set of states, R ⊆ S × S is a total relation on S, which relates to s ∈ S its possible 	
This is the so called Kripke Structure, that is, automata with propositions labeled on states	 successor states, Label: S → 2^{AP}, assigns to each state s ∈ S the atomic proposition Label(s) that are valid in s. 	









Forma	Semantics
	$($ satisfaction relation \models
$s \models p$	$iff \ p \in Label(s)$
$s \models \neg \phi$	$\inf \neg (s \models \phi)$
$s \models \phi \lor \psi$	$iff (s \models \phi) \lor (s \models \psi)$
$s\modelsEX\phi$	$\text{iff } \exists \sigma \in P_{\mathcal{M}}(s). \sigma[1] \models \phi$
$s \models E \left[\phi U \psi ight]$	$\text{iff } \exists \sigma \in P_{\mathcal{M}}(s). (\exists j \geqslant 0. \sigma[j] \models \psi \ \land \ (\forall 0 \leqslant k < j. \sigma[k] \models \phi))$
$s \models A[\phi U \psi]$	$\text{iff } \forall \sigma \in P_{\mathcal{M}}(s).(\exists j \ge 0, \sigma[j] \models \psi \land (\forall 0 \le k < j, \sigma[k] \models \phi)).$







































Iteratively computing fixed points

Suppose S is finite $The least fixed point <math>\mu y$. $\tau(y)$ is the limit of false $\subseteq \tau(false) \subseteq \tau(\tau(false)) \subseteq \Lambda$ The greatest fixed point vy. $\tau(y)$ is the limit of true $\supseteq \tau(true) \supseteq \tau(\tau(true)) \supseteq \Lambda$

Note, since S is finite, convergence is finite



































LTL: Syntax

- B P
- 🚿 not F
- F1 and F2
- 🗱 **O** F (next time)
- 🚿 F1 U F2 (Until)

LTL: semantics

assume an automaton M
a sequence of M: t=s(0)→s(1)→s(2)→...→s(i)......
The set of sequences of M is Comp(M)
s(i) sat p if p is a label of s(i)
s(i) sat not F if not (s(i) sat F)
s(i) sat F1 and F2 if s(i) sat F1 and s(i) sat F2
s(i) sat O F if s(i+1) sat F
s(i) sat F1 U F2 if s(k) sat F2 for some k=>i and s(j) sat F1 for all j such that i<=j<k

- LTL: semantics (contn.)
- assume an automaton M \square a sequence of M: t=s(0)→s(1)→s(2)→...→s(i) \square The set of sequences of M is Comp(M)
- 🕷 t sat F iff s(0) sat F
- ${\ensuremath{\mathbb N}}$ M sat F iff t sat F for all sequences t of Comp(M)

Derived Operators

% <>F denotes (true U F)
% []F denotes not (<> not F)
% F1 W F2 denotes (F1 U F2) or []F1
 (weak Until-operator)

Construct the formula automata M and a formula F, to check M sat F Construct the formula automaton: A(¬F) Construct the product automaton M || A(¬F) (on-the-fly) If M || A(¬F) is empty then M sat F otherwise NO If me-Complexity = |M|*2^o(IFI)

The same idea can be used for CTL model checking using Tree-automata





END with Finite State Systems	
	56















































Paol Per









































































	grun	int active; int DELAY; int LIGHT LEVEL.
task main{		Inc mont_mond,
<pre>LIGHT_LEVEL=48; active=0; Sensor(IN, 1, IN_LIGHT); Pod(OUT_A, 1); Display(1); start kick_off; while(true){ wait(IN, 1==LIGHT_LEVEL); ClearTimer(1); active=1; Discret(1);</pre>	<pre>task kick_off{ while(true){ wait(Timer(1)>DELAY && active==1); active=0; Rev(OUT_C,1); Sleep(3); Pwd(OUT_C,1); Sleep(12); off(OUT_C); } }</pre>	
<pre>wait(IN_1>LIGHT_LEVEL); }</pre>		





Problem: reachability analysis

- Give an automaton and a location n, or a local property F
- Question: does it exist an execution of the automaton, that leads to n (or a state where F holds)?
- This is the so called reachability problem.












































































COMPLEXITY

- Computing the shortest path closure, the cannonical form of a zone: O(n³) [Dijkstra's alg.]
- Run-time complexity, mostly in O(n)
 (when we keep all zones in cannonical form)











































































DUTLINE Outhined Model for Timed Systems [1998] Timed automata with tasks Schedulability and Decidability [TACAS 02] Timed automata with bounded subtraction More Efficient Algorithms [TACAS 03] Schedulability analysis using 2 clocks (Rate-Monotonic Scheduling and Beyond) Schedulability analysis using 2 clocks Schedulability analysis and Code Synthesis









































Conjecture (1998 @ Grenoble, VHS meeting):

- The schedulability problem for Preemptive scheduling is undecidable.
- The intuition: we need stop-watch to code the scheduler and the reachability problem for stop-watch automata is undecidable
- This is wrong !!!



















The "OPTIMAL" SOLUTION

(for fixed-priority scheduling strategies)











- c is bounded by M
- * r is bounded by rmax + Ci
 - Where Γ_{max} is the maximal value of r from previous analysis for all tasks Pj with higher priority

So the scheduler is a standard TA $\ \ END$











Tasks = Executable Programs (e.g. C, Java)

- Task Type

 - Synchronous or Asynchronous
 Non-Periodic (triggered by events) or Periodic
 Task parameters: C, D etc
- C: Computing time and D: Relative Deadline - other parameters for schedulling e.g. priority, period
- Task Interface (variables updated 'atomically')
- Xi :=Fi(X1...Xn)
 Tasks may have shared variables . with automata
 - with other tasks (priority ceiling protocols)
- Tasks with Precedence constraints

55

Functionality/Features of TIMES

• GUI

- Modeling: automata with (a)synchronous tasks
- editing, task library, visualization etc
- Simulation
 - Symbolic execution as MSC's and Gant Charts
- Verification
 - Safety, bounded liveness properties (all you do with UPPAAL)
 Schedulability analysis

56

Synthesis

- Verified executable code (guaranteeing timing constraints)
- Schedule synthesis (ongoing)

TIMES CODE SYNTHESIS in TIMES 10. 100 A 1-100 A milun • Run Time Systems de - Event Handler na A 1980 Angla Chile March (1980) · OS interrupt processing system or Polling - Task scheduler · generated from task parameters ********** • Application Tasks = threads (or processes) - Already there! (written in C) - Current version of TIMES support LegoOS ! ìmh. . Maria immt. 57

Insup Lee

University of Pennsylvania







































	ACSR	
3 October 2003	ESSES 2003	20






















































	Laws (1)	
Choice(1)	P + NIL = P	
Choice(2)	P + P = P	
Choice(3)	P + Q = Q + P	
Choice(4)	(P+Q)+R=P+(Q+R)	
Choice(5)	$\alpha P + \beta Q = \beta Q \text{if } \alpha \prec \beta$	
Par(1)	$P \parallel Q = Q \parallel P$	
Par(2)	(P Q) R = P (Q R)	
Par(3)	$\left(\sum_{i\in I}A_i:P_i+\sum_{j\in J}e_j.Q_j\right)\ \left(\sum_{k\in K}B_k:R_k+\sum_{l\in L}f_l:S_l\right)$	
	$\sum_{\substack{i \in I, k \in \mathcal{K}, \\ \rho(\mathcal{A}_i) \sim \rho(\mathcal{B}_k) = \emptyset}} (\mathcal{A}_i : \mathcal{B}_k) : (\mathcal{P}_i \parallel \mathcal{R}_k)$	
	$= \left + \sum_{j \in J} e_j \cdot (Q_j \parallel (\sum_{k \in K} B_k : R_k + \sum_{l \in L} f_l \cdot S_l)) \right $	
	$+\sum_{l\in L}f_l\cdot((\sum_{i\in I}A_i:P_i+\sum_{j\in J}e_j\cdot Q_j) S_l)$	
	$\sum_{\substack{j \in J, l \in L, \\ l(e_j) \neq \overline{l(f_i)}}} (\tau, \pi(e_j) + \pi(f_l)) . (Q_j \parallel S_l)$	
3 October 2003	ESSES 2003	48

		Laws (2)	
	Scope(1) Scope(2) Scope(3) Scope(4) Scope(5) Scope(6) Res(1) Res(2) Res(2) Res(3) Res(4) Res(5) Res(6) Res(7)	$A: P\Delta_{t}^{b}(Q, R, S) = A: (P\Delta_{t-1}^{b}(Q, R, S)) + S \text{ if } t > 0$ $e.P\Delta_{t}^{b}(Q, R, S) = e.(P\Delta_{t-1}^{b}(Q, R, S)) + S \text{ if } t > 0 \land \overline{l(e)} \neq b$ $e.P\Delta_{t}^{b}(Q, R, S) = (\tau, \pi(e)).Q + S \text{ if } t > 0 \land \overline{l(e)} = b$ $P\Delta_{0}^{b}(Q, R, S) = R$ $(P_{1} + P_{2})\Delta_{t}^{b}(Q, R, S) = P_{1}\Delta_{t}^{b}(Q, R, S) + P_{2}\Delta_{t}^{b}(Q, R, S)$ $\text{NIL} \Delta_{t}^{b}(Q, R, S) = S \text{ if } t > 0$ $\text{NIL} \setminus F = \text{NIL}$ $(P + Q) \setminus F = (P \setminus F) + (Q \setminus F)$ $((a, n).P) \setminus F = (a, n).(P \setminus F) \text{ if } a, \overline{a} \notin F$ $((a, n).P) \setminus F = \text{NIL} \text{ if } a, \overline{a} \in F$ $P \setminus E \setminus F = P \setminus E \cup F$ $P \setminus \emptyset = P$	
3 October 2003		ESSES 2003	49

















ACSR-VP Syntax			
<i>P</i> ::=	NIL	process that does nothing	
	A: P	timed action prefix	
	<i>e.P</i> instantaneous event prefix		
	$be \rightarrow P$ conditional process (<i>be</i> : boolean expression)		
	$P_1 + P_2$ choice		
	$P_1 \parallel P_2$	parallel composition	
	$[P]_I$	resource close	
	$P \setminus F$ event restriction		
	$ P \setminus I$ resource hiding		
I	$C(\underline{x})$	process name defined to be a process $C(\underline{x}) = P$	
3 October 2003		ESSES 2003	58





























Resources :	<i>cpu</i> ready time comp. time	:	processor $r_1 = 5$ $c_1 = 6$	$r_2 = 10$ $c_2 = 8$	$r_3 = 0$ $c_3 = 13$
Constants :	deadline start time of CS length of CS priority max priority	::	$d_1 = 30$ $cs_1 = 3$ $c'_1 = 2$ $\pi_1 = 3$ $\pi_{max} = 4$	$d_2 = 30$ $cs_2 = 5$ $c'_2 = 2$ $\pi_2 = 2$	$d_3 = 30$ $cs_3 = 1$ $c'_3 = 10$ $\pi_3 = 1$













Example 1				
 Consider an instance EDFSys₁ of EDFSys where: 				
Task T ₁ : c ₁ = 1, d ₁ = 2, p ₁ = 3				
Task T ₂ : c ₂ = 2, d ₂ = 3, p ₂ = 3				
 The following sufficient condition for schedulability from [Liu and Lay 73] is not satisfied: 				
$\frac{c_1}{d_1} + \frac{c_2}{d_2} \le 1$				
• The following equation $ ext{EDFSys } \setminus \{cpu\} pprox_{\pi} oldsymbol{arphi}^{\circ},$				
is satisfied, i.e., the task system is <i>schedulable.</i> More specifically, we have				
$EDFSys1 \xrightarrow{(\tau,2)} \pi \xrightarrow{(\tau,2)} \pi \xrightarrow{(cpu,2)} \pi \xrightarrow{(cpu,3)} \pi \xrightarrow{(\tau,3)} \pi$				
$\xrightarrow{\{(cpu,3)\}}_{\pi} \xrightarrow{(\tau,3)}_{\pi} EDFSys1$				
3 October 2003 ESSES 2003	80			



	Summary	
 The ACSR parad Formalism for systems along Formal charact process algebra Automated schere Provide technic before an imple Integrate into real-time syste Tools: CCCD (Creation 	igm: modular specification of real-time with scheduling disciplines rerization of the schedulability analysis in a dulability analysis ques for detecting timing anomalies ementation is developed a methodology for engineering reliable ems	n
- XVERSA: VERS	5A and GCSR	
3 October 2003	ESSES 2003	82























































Chec	king $f = t$	t(overflo	$\overline{W}^{t}_{\leq q} tt$
T(time units)	S	S ₂	7
10	2×10-6	3×10 ⁻¹⁰	
20	5×10-6	6×10 ⁻¹⁰	The table
30	9×10-6	1.0×10 ⁻⁹	shows for
40	1.2×10 ⁻⁵	1.3×10 ⁻⁹	various values
50	1.5×10 ⁻⁵	1.6×10 ⁻⁹	probability q
60	1.9×10 ⁻⁵	2.1x10 ⁻⁹	that makes
70	2.2×10 ⁻⁵	2.4×10 ⁻⁹	property f true
80	2.5×10 ⁻⁵	2.8×10-9	systems.
90	2.9×10 ⁻⁵	3.1×10-9	
100	3.2×10 ⁻⁵	3.5×10 ⁻⁹	
3 October 2003	ESSE	S 2003	












Modeling and Analysis of Power-Aware Systems



























F(





























We considered the following set of tasks:				
	Task	Execution time	Period	7
	1	3	8	1
	2	3	10	
	3	1	14	7
The aloos	withm num	untees the task se	+ romaine	u schedulahle
The algor We comp frame († - Wit	rithm guar outed the o =p ₁ .p ₂ .p ₃) f h DVS <i>mir</i> .	rantees the task se expected power con or pr(cont)=1/3 an nimum power consul	t remains nsumption d pw _{fast} =2, mption = 1.	schedulable. for one majo , pw _{slow} =1. 906.66
The algor We comp frame (†: - Wit and - Wit	rithm guar outed the o =p ₁ ·p ₂ ·p ₃) f h DVS <i>min</i> <i>maximun</i> hout DVS	rantees the task se expected power con or pr(cont)=1/3 an nimum power consum n power consumption power consumption	t remains nsumption d pw _{fast} =2 mption = 1 on = 1922.c n = 2240	schedulable. for one major , pw _{slow} =1. 906.66 55

























	Solution Space								
 The so obtain constr 	plutions t ed using aint logic	o the lineai c prog	. pred r/inte gramn	icate :ger p ning t	equat rogra echni	tions Immin ques,	can be g tecł or a t	e Inique heore	≥s, ≥m
proverThe so	olutions f	or th	e pre	vious	exam	ple ar	re:		
prover • The so	olutions f <i>at time S</i> 1	for th	e pre 4	vious 4	exam 5	ple ar 5	re: 5		











	Thanks	
 for invitation to for fundamental students: Amy Zwarico Rich Gerber Patrice Bremond-G Hanene Ben-Abdall Duncan Clark Hee Hwan Kwak for support from years 	ESSES 2003 work done by my regoire ah ARO, NSF, ONR	former Ph.D. R over a number of
3 October 2003	ESSES 2003	164

	Q & A	
3 October 2003	ESSES 2003	165

Sponsored by:









