# Timing Analysis of Parallel Software Using Abstract Execution

Andreas Gustavsson, Jan Gustafsson, and Björn Lisper

Mälardalen University, Västerås, Sweden {andreas.sg.gustavsson,jan.gustafsson,bjorn.lisper}@mdh.se

**Abstract.** A major trend in computer architecture is multi-core processors. To fully exploit this type of parallel processor chip, programs running on it will have to be parallel as well. This means that even hard real-time embedded systems will be parallel. Therefore, it is of utmost importance that methods to analyze the timing properties of parallel real-time systems are developed.

This paper presents an algorithm that is founded on abstract interpretation and derives safe approximations of the execution times of parallel programs. The algorithm is formulated and proven correct for a simple parallel language with parallel threads, shared memory and synchronization via locks.

**Keywords:** WCET, Parallelism, Multi-core, Abstract interpretation, Abstract execution

### 1 Introduction

A *real-time* system is a system for which the timing behavior is of great importance. *Hard* real-time systems are such that failure to produce the computational result within certain timing bounds could have catastrophic consequences. One example of a hard real-time system is the airbag system in automotive vehicles, another is the control system in airplanes.

A major trend in computer hardware design is *multi-core* processors. The processor cores on such a chip typically share some resources, such as some level of on-chip cache memory, which introduces dependencies and conflicts between the cores. Processor chips of this kind are already (and will, in the future, be even more extensively) incorporated in real-time systems.

To fully utilize the multi-core architecture, algorithms will have to be parallelized over multiple tasks (e.g. threads). This means that the tasks will have to share resources and communicate and synchronize with each other. There already exist software libraries for explicitly parallelizing sequential code automatically. One example of such a library available for C/C++ and Fortran code running on shared-memory machines is OpenMP [1]. The conclusion is that parallel software running on parallel hardware is already available today and will probably be the standard way of computing in the future, also for real-time systems. Thus, it is of crucial importance that methods to derive safe estimations on the lower and upper bounds of the execution times (also referred to as the Best-Case and Worst-Case Execution Times – BCET and WCET– respectively: see [2]) of parallel systems are derived.

This paper presents a novel method that derives safe estimations on the timing bounds for parallel software. The method mainly targets hard real-time systems but can be applied to any computer system that can be modeled using the presented method. More specifically, the main contributions of this paper are the following.

- 1. A formally defined parallel programming language (PPL) with shared memory, locks, and a timing model.
- An algorithm that derives safe approximations of the BCET and WCET of PPL programs.

The rest of the paper is organized as follows. Section 2 describes the ideas behind abstract execution for sequential programs. Section 3 presents some research related to the method presented in this paper. Section 4 presents PPL, a parallel programming language. Section 5 abstractly interprets the semantics of PPL. Section 6 presents an algorithm that abstractly executes PPL programs to find safe approximations of their timing behaviors. Section 7 uses the presented algorithm to derive safe bounds on the BCET and WCET for an example PPL program given a simple timing model. Section 8 concludes the paper and presents directions for future research.

# 2 Abstract Execution for Sequential Programs

Abstract execution (AE) [3,4] was originally designed as a method to derive program flow constraints on imperative sequential programs, like bounds on the number of iterations in loops and infeasible program path constraints. This information can be used by a subsequent *WCET analysis* [2] to compute a safe WCET bound. AE is based on abstract interpretation, and is basically a very context sensitive value analysis which can be seen as a form of symbolic execution [3]. The program is hence executed in the abstract domain; i.e. abstract versions of the program operators are executed and the program variables have abstract values (which thus correspond to sets of concrete values).

The main difference between AE and a traditional value analysis is that in the former, an abstract state is not calculated for each program point. Instead, the abstract state is propagated on transitions in a way similar to the concrete state for concrete executions of the program. Note that since values are abstracted, a state can propagate to several new states on a single transition (e.g. when both branches of a conditional statement could be taken given the abstract values of the program variables in the current abstract state). Therefore, a worklist algorithm that collects all possible transitions is needed to safely approximate all concrete executions. There is a risk that AE does not terminate (e.g. due to an infinite loop in the analyzed program): however, if it terminates then all final states of the concrete executions have been safely approximate [3]. Furthermore, nontermination can be completely dealt with by setting a timeout, e.g. as an upper limit on the number of abstract transitions.

If timing bounds on the statements of the program are known, then AE is easily extended to calculate BCET and WCET bounds by treating time as a regular program variable that is updated on each state transition – as with all other variables, its set of possible final values is then safely approximated when the algorithm terminates [5].

The approach used in this paper is to calculate safe BCET and WCET estimations by abstract execution of the analyzed program. The timing bounds are derived based on a safe timing model of the underlying architecture.

## 3 Related Work

WCET-related research started with the introduction of timing-schemas by Shaw in 1989 [6]. Shaw presents rules to collapse the CFG (Control Flow Graph) of a program until a final single value represents the WCET. An excellent overview of the field of WCET research was presented by Wilhelm et al. in 2008 [2]. The field of WCET analysis for parallel software is quite new, so there is no solid foundation of previous research.

Model-checking has been shown adequate for timing analysis of small parts of single-core systems [7,8]. There are also attempts to analyze parallel systems using model-checking [9–11]. However, complexity matters is a common big issue for these attempts.

This paper uses a more approximate approach (abstract execution). If analyzing a program consisting of only one thread, the method presented in this paper becomes comparable to the methods presented by Gustafsson et al. [4] and Ermedahl et al. [5]. An early version of the analysis presented here [12] could analyze a subset of PPL (without locks); the version here can analyze any PPL program.

There are several other approaches toward WCET analysis of parallel and concurrent programs that are not defined based on abstract execution. Mittermayr and Blieberger [13] use a graph based approach and Kronecker algebra to calculate an estimation on the WCET of a concurrent program. Potop-Butucaru and Puaut [14] target static timing analysis of parallel processors where "channels" are used to communicate between, and synchronize, the parallel tasks. The goal of this approach is to enable the use of the traditional abstract interpretation techniques for sequential software when analyzing parallel systems. Ozaktas et al. [15] focus on analyzing synchronization delays experienced by tasks executing on time-predictable shared-memory multi-core architectures.

The work presented in these publications targets parallel systems with quite specific restrictions, whereas our analysis targets general parallel systems. We focus on analyzing parallel systems on code level, where the underlying architecture could be sequential or parallel, bare metal or an operating system. The only assumption is that the temporal behavior of the underlying architecture, and thus of the threads in the analyzed program, can be safely approximated.

## 4 PPL: A Parallel Programming Language

In this section, a rudimentary, parallel programming language, PPL, whose semantics includes timing behavior, will be presented. The purpose of PPL is to put focus on communication through shared memory and synchronization on shared resources.

The parallel entities of execution will be referred to as threads. PPL provides both thread-private and globally shared memory, referred to as registers,  $r \in$ Reg, and variables,  $x \in$  Var, respectively. Arithmetical operations etc. within a thread can be performed using the values of the thread's registers. PPL also provides shared resources, referred to as locks,  $lck \in$  Lck, that can be acquired in a mutually exclusive manner by the threads. The operations (statements) provided by the instruction set may have variable execution times. (C.f. multicore CPUs, which have both local and global memory, a shared memory bus and atomic, i.e. mutually exclusive, operations.) Note that Reg, Var and Lck are finite sets of identifiers that are specific to each defined PPL program.

The syntax of PPL, which is a set of operations using the discussed architectural features, is defined in Fig. 1.  $\Pi$  denotes a program, which simply is a (constant and finite) set of threads, i.e.  $\Pi$  = Thrd, where each thread, T  $\in$  Thrd, is a pair of a unique identifier,  $d \in \mathbb{Z}$ , and a statement,  $s \in$  Stm. This makes every thread unique and distinguishable from other threads, even if several threads consist of the same statement. The axiom-statements (all statements except the sequentially composed statement,  $s_1$ ;  $s_2$ ) of each thread are assumed to be uniquely labeled with consecutive labels,  $l \in \mathbb{Z}$ .  $a \in$  Aexp and  $b \in$  Bexp denote an arithmetic and a boolean expression, respectively, and  $n \in \mathbb{Z}$  is an integer value.

$$\begin{split} \Pi &::= \{ \mathbf{T}_1, \dots, \mathbf{T}_m \} \\ \mathbf{T} &::= (d, s) \\ s &::= [\texttt{halt}]^l \mid [\texttt{skip}]^l \mid [r := a]^l \mid [\texttt{if} \ b \ \texttt{goto} \ l']^l \mid [\texttt{store} \ r \ \texttt{to} \ x]^l \mid \\ & [\texttt{load} \ r \ \texttt{from} \ x]^l \mid [\texttt{unlock} \ lck]^l \mid [\texttt{lock} \ lck]^l \mid s_1; s_2 \\ a &::= n \mid r \mid a_1 + a_2 \mid a_1 - a_2 \mid a_1 * a_2 \mid a_1 / a_2 \\ b &::= \texttt{true} \mid \texttt{false} \mid !b \mid b_1 \&\& b_2 \mid a_1 = a_2 \mid a_1 < a_2 \end{split}$$

Fig. 1. Syntax of the parallel programming language, PPL

The semantic state of a program is described by a configuration, c, defined as  $\langle [T, pc_T, r_T, t_T^a]_{T \in Thrd}, x, l \rangle$ . The notation  $[T, pc_T, r_T, t_T^a]_{T \in \{T_1, \dots, T_m\}}$  expands to  $\langle T_1, pc_{T_1}, r_{T_1}, t_{T_1}^a, \dots, T_m, pc_{T_m}, r_{T_m}, t_{T_m}^a \rangle$ . This notation is needed since the number of threads in a program is not known before the program is defined.

 $pc_{\mathrm{T}}$  is a program counter, pointing to the current statement in T. Note that the tuple  $\langle pc_{\mathrm{T}_1}, \ldots, pc_{\mathrm{T}_m} \rangle$ , assuming that  $\mathrm{Thrd} = \{\mathrm{T}_1, \ldots, \mathrm{T}_m\}$ , defines a unique program point.  $\mathbf{r}_{\mathrm{T}}$  is a mapping from T's registers to their values.  $t_{\mathrm{T}}^a$  is the accumulated execution time of T.  $\mathbf{x}$  is a mapping from variables and threads to a set of timestamped values.  $\mathbb{I}$  is a mapping from locks to their states. The state for a lock is a tuple containing information on (in the following order) whether the lock is acquired or not, which thread owns it, a deadline for when the lock must be acquired by the owning thread, the previous owner, and when it was last released. (If the reader finds the variable and lock domains peculiar, the need for their definitions will become clear in Sects. 5 and 6.) The BCET and WCET for a set of configurations are given in Definition 1.

**Definition 1.** Given a set of configurations, C, the BCET and WCET for that set are defined as:

$$\begin{cases} \text{BCET} ::= \min(\{\max(\{t_{\mathrm{T}}^{a} \mid \mathrm{T} \in \mathrm{Thrd}\}) \mid \langle [\mathrm{T}, pc_{\mathrm{T}}, \mathbb{r}_{\mathrm{T}}, t_{\mathrm{T}}^{a}]_{\mathrm{T} \in \mathrm{Thrd}}, \mathbb{x}, \mathbb{I} \rangle \in C \}) \\ \text{WCET} ::= \max(\{\max(\{t_{\mathrm{T}}^{a} \mid \mathrm{T} \in \mathrm{Thrd}\}) \mid \langle [\mathrm{T}, pc_{\mathrm{T}}, \mathbb{r}_{\mathrm{T}}, t_{\mathrm{T}}^{a}]_{\mathrm{T} \in \mathrm{Thrd}}, \mathbb{x}, \mathbb{I} \rangle \in C \}) \end{cases}$$

The semantics of transitions between configurations is described by  $\rightarrow_{prg}$  as defined in Fig. 2.  $exp_1$ ?  $exp_2$ :  $exp_3$  is  $exp_2$  if  $exp_1$ , and  $exp_3$  otherwise.  $\lambda p \in$ P.exp(p) is a function from p (an element of P) to exp(p). STM gives the current statement of the issuing thread. TIME gives a relative execution time for the current statement of the calling thread (the definition of this function is out of this paper's scope, but it is assumed to be non-negative). Given some lock state mapping and some lock, OWN gives the owner of the lock (which is  $\perp_{thrd}$  iff the lock is free; note however that Thrd is not a complete lattice), POWN gives the previous owner of the lock, REL gives the time at which the lock was last released. Note that similar functions can be defined to mask out the current state – taken or free – and the lock owner assignment deadline [16].

 $\xrightarrow{ax}$  (whose formal definition is omitted due to space limitations; see [16]) describes the semantics of a single statement within a thread when considered in isolation from other threads: halt stops the execution of the issuing thread (i.e. none of the input states are changed), halt must be the last statement of each thread in the program, but could also occur anywhere "within" a thread; skip performs a no-operation (i.e. it only increments the thread's program counter); a register is assigned a value using := (the semantics of evaluating arithmetic and boolean expressions are defined in the standard fashion [16, 17] and will not be further discussed); conditional branching to an arbitrary axiom-statement is performed using if (thus, if is used when e.g. implementing loops); store makes the thread's set of timestamped values for the given variable consist only of a tuple consisting of the value of the given register and the value of  $t_{\rm T}^{a\prime}$  (i.e. t); load takes one of the stored timestamped values for the given variable (after any store, there is only one such value for the given variable since only one of the values stored to a variable by a set of threads is saved; c.f. Fig. 2) and puts the value into the given register; unlock releases the given lock (i.e. sets the lock's state to *free*, its owner to  $\perp_{thrd}$ , its previous owner to the issuing 
$$\begin{split} & \frac{\operatorname{Thrd}_{exe} \neq \emptyset \land \forall \mathsf{T} \in \operatorname{Thrd}_{exe} : \langle \mathsf{T}, pc_{\mathsf{T}}, \mathbf{r}_{\mathsf{T}}, \mathbf{x}, \mathsf{I}'', t_{\mathsf{T}}^{d'} \rangle \xrightarrow{ax} \langle pc_{\mathsf{T}}', \mathbf{r}'_{\mathsf{T}}, \mathbf{x}'_{\mathsf{T}}, \mathsf{I}'_{\mathsf{T}} \rangle}{c' = \langle [\mathsf{T}, (\mathsf{T} \in \operatorname{Thrd}_{exe} ?, pc'_{\mathsf{T}} : pc_{\mathsf{T}}), (\mathsf{T} \in \operatorname{Thrd}_{exe} ?, \mathbf{r}'_{\mathsf{T}} : \mathbf{r}_{\mathsf{T}}), t_{\mathsf{T}}^{d'} ]_{\mathsf{T} \in \mathsf{Thrd}}, \mathbf{x}', \mathfrak{I}' \rangle} \\ & \mathbf{where} \\ & t = \min(\{t_{\mathsf{T}}^{a} + \operatorname{TIME}(c, \mathsf{T}) \mid \mathsf{T} \in \operatorname{Thrd} \land \operatorname{STM}(\mathsf{T}, pc_{\mathsf{T}}) \neq [\operatorname{halt}]^{pc_{\mathsf{T}}}\}) \\ & \operatorname{Thrd}_{exe} = \{\mathsf{T} \in \operatorname{Thrd} \mid t = t_{\mathsf{T}}^{a} + \operatorname{TIME}(c, \mathsf{T}) \land \operatorname{STM}(\mathsf{T}, pc_{\mathsf{T}}) \neq [\operatorname{halt}]^{pc_{\mathsf{T}}}\} ) \\ & \mathsf{Thrd}_{exe} = \{\mathsf{T} \in \mathsf{Thrd} \mid t = t_{\mathsf{T}}^{a} + \operatorname{TIME}(c, \mathsf{T}) \land \operatorname{STM}(\mathsf{T}, pc_{\mathsf{T}}) \neq [\operatorname{halt}]^{pc_{\mathsf{T}}}\} \\ & t_{\mathsf{T}}^{a'} = \begin{cases} t_{\mathsf{T}}^{a} + \operatorname{TIME}(c, \mathsf{T}) & \text{if } \mathsf{T} \in \operatorname{Thrd}_{exe} \\ t_{\mathsf{T}}^{a} & \text{otherwise} \end{cases} \\ & \mathsf{t}_{\mathsf{T}}^{a'} = \left\{ \mathsf{t}_{\mathsf{T}}^{a} + \operatorname{TIME}(c, \mathsf{T}) & \text{if } \mathsf{T} \in \operatorname{Thrd}_{exe} \\ & \mathsf{t}_{\mathsf{T}}^{a} & \text{otherwise} \end{cases} \\ & \mathsf{x}' x = \begin{cases} (f \in \mathsf{Thrd} \mid t = t' ? (\mathbf{x}'_{\mathsf{T}'} x) \mathsf{T}' : \emptyset) & \text{otherwise} \\ & \mathsf{t}_{\mathsf{T}}^{a} & \text{otherwise} \end{cases} \\ & \mathsf{t}_{\mathsf{T}}^{a'} \in \operatorname{Thrd}_{cxe} \mid \exists r \in \operatorname{Reg}_{\mathsf{T}} : \operatorname{STM}(\mathsf{T}, pc_{\mathsf{T}}) = [\operatorname{store} r \operatorname{to} x]^{pc_{\mathsf{T}}}\} \\ & [f(ree, \mathsf{T}', t, & \text{for some } \mathsf{T}' \in \{\mathsf{T} \in \operatorname{Thrd}_{exe} \mid | \mathsf{POWN}(\mathbb{I} \ lck), & \operatorname{STM}(\mathsf{T}, pc_{\mathsf{T}}) = [\operatorname{lock} \ lck]^{pc_{\mathsf{T}}}\}, \\ & \mathsf{REL}(\mathbb{I} \ lck)) & \text{if } \{\mathsf{T} \in \operatorname{Thrd}_{exe} \mid \operatorname{STM}(\mathsf{T}, pc_{\mathsf{T}}) = \\ & [\operatorname{lock} \ lck]^{pc_{\mathsf{T}}}\} \neq \emptyset \land \operatorname{OWN}(\mathbb{I} \ lck) = \bot_{thrd} \\ & \mathsf{I} \ lck & \text{otherwise} \end{cases} \\ \\ & \mathsf{I} \ lck & \mathsf{otherwise} \end{cases} \end{cases}$$

**Fig. 2.**  $c \xrightarrow{prg} c'$ , the semantics of concrete transitions

thread, and its release time to t) if the issuing thread is the owner of the lock, otherwise **unlock** is a no-operation; **lock** is used to acquire the given lock in a mutually exclusive manner. Note that l'' is used to choose which thread in a set of competing threads is successful in acquiring the lock and that the unsuccessful threads wait in a spin-lock fashion until the lock is released – which means that configurations can deadlock.

It should be apparent that the threads included in a transition between two configurations (i.e. the threads included in  $\text{Thrd}_{exe}$ ) are such that they execute their respective current statement at the earliest point in time at which any such event occurs (i.e. at t). When a thread issuing lock is assigned the given lock, it sets the lock's state to *taken*. As can be seen, the lock assignment deadline is always t; i.e. the time at which a lock-statement is issued on the free lock and a lock owner assignment occurs (which means that the deadline will always be met by the assigned lock owner since the owner is guaranteed to be one of the threads in  $\text{Thrd}_{exe}$  that issue a lock-statement on the given lock – which also means that the state of the lock is *taken* iff the owner of it is not  $\perp_{thrd}$ ). The complete semantics of PPL is formally defined and more extensively discussed in [16].

## 5 Abstractly Interpreting PPL

In the following, time will be assumed to be abstractly interpreted as an interval (c.f. [17]). For simplicity, values are also abstractly interpreted using the interval domain. However, several other domains for values could be used instead.

The abstract semantic state of a program is described by an abstract configuration,  $\tilde{c} = \langle [T, pc_T, \tilde{r}_T, \tilde{t}_T^a]_{T \in Thrd_{\tilde{c}}}, \tilde{x}, \tilde{l} \rangle$ . Like for the concrete configuration,  $pc_T$  is a program counter, pointing to the current statement in T.  $\tilde{r}_T$  is a mapping (i.e. a function) from T's registers to their abstract values (i.e. intervals).  $\tilde{t}_T^a$  is the accumulated execution time of T (i.e. an interval).  $\tilde{x}$  is a mapping from variables and threads to a set of timestamped values (i.e. pairs of intervals), where each such value might represent the actual value stored to the variable at the interval in time represented by  $\tilde{c}$ .  $\tilde{l}$  is a mapping from locks to tuples containing information on (in the following order) whether the lock is acquired or not, which thread owns it, a deadline for when the lock must be acquired by the owning thread, the previous owner, and when it was last released. It should thus be apparent that an abstract configuration corresponds to a set of concrete configurations. Thus, these domains safely over-approximate the corresponding concrete domains (Lemma 1).

**Lemma 1.** An abstract configuration safely approximates a set of concrete configurations.

*Proof (sketch).* This proof is conducted by first showing that there are Galois Connections [17] between the concrete and abstract domains for register, variable and lock mappings. Note that since the interval domain is used to approximate

values and times, there exist Galois Connections between the concrete and abstract domains for values and time [17]. Finally, it is shown that there is a Galois Connection between the configuration domains [16].  $\hfill \Box$ 

From Definition 1, it is easy to see that for the interval domain, the BCET and WCET must be as given by Definition 2.  $\alpha_t$  and  $\gamma_t$  are the abstraction and concretization functions between the concrete time and abstract time (i.e. interval) domains [17].

**Definition 2.** Given a set of abstract configurations,  $\tilde{C}$ , the concrete BCET and WCET for that set are defined as:

$$\begin{array}{l} \text{BCET} & ::= \min(\{\max(\{\min(\gamma_t(\tilde{t}_{\mathrm{T}}^a)) \mid \mathrm{T} \in \mathrm{Thrd}\}) \mid \\ & \langle [\mathrm{T}, pc_{\mathrm{T}}, \tilde{\mathrm{r}}_{\mathrm{T}}, \tilde{t}_{\mathrm{T}}^a]_{\mathrm{T} \in \mathrm{Thrd}}, \tilde{\mathrm{x}}, \tilde{\mathbb{I}} \rangle \in \tilde{C} \}) \\ \text{WCET} & ::= \max(\{\max(\{\max(\gamma_t(\tilde{t}_{\mathrm{T}}^a)) \mid \mathrm{T} \in \mathrm{Thrd}\}) \mid \\ & \langle [\mathrm{T}, pc_{\mathrm{T}}, \tilde{\mathrm{r}}_{\mathrm{T}}, \tilde{t}_{\mathrm{T}}^a]_{\mathrm{T} \in \mathrm{Thrd}}, \tilde{\mathrm{x}}, \tilde{\mathbb{I}} \rangle \in \tilde{C} \}) \end{array}$$

The semantics of transitions between abstract configurations is described by  $\xrightarrow{prg}$  as defined in Fig. 3. Note that: ABSTIME, although its definition is out of scope for this paper, is assumed to be a safe approximation of TIME (Assumption 1); DLLOCK gives a safe approximation of the concrete point in time when the given lock must be acquired by some thread [16]; ACCTIME, considering some thread, T, gives a safe approximation of  $t_T^{a'}$  as defined in Fig. 2 [16]; OWN, POWN and REL are the abstract counterparts of the masking functions OWN, POWN and REL, respectively. (The definitions of the above functions are omitted due to space limitations; see [16].)  $i_1 + i_2$  is the sum of the two intervals  $i_1$  and  $i_2$  [16].  $\xrightarrow{a}$  is further discussed below.

**Assumption 1.** It is assumed that ABSTIME is a "non-negative" function in the interval domain that safely approximates TIME for any thread in any configuration, given a specific value of the thread's program counter, at a specific point (interval) in time.

Like in the concrete semantics, which threads that execute their respective current statement on a given abstract transition is determined based on when in time this would happen. However, since time is approximated using intervals, it might not be possible to determine the exact order in which certain events occur in the abstract case:

1. The sets of threads that will execute their current statements on a transition (i.e.  $\text{Thrd}_{exe}$ ) might differ between the concrete and abstract cases even if the given concrete configuration is safely approximated by the abstract one. Because of this, different program points might be "visited" in the concrete and abstract cases, and thus, the concrete collecting semantics (i.e. all configurations that are reachable from a set of initial configurations [18, 3]) cannot be safely over-approximated using  $\frac{\sim}{pro}$ .

 $\mathrm{Thrd}_{exe} \neq \emptyset \land \forall \mathrm{T} \in \mathrm{Thrd}_{exe} : \langle \mathrm{T}, pc_{\mathrm{T}}, \tilde{\mathtt{m}}_{\mathrm{T}}, \tilde{\mathtt{m}}, \tilde{\mathtt{l}}'', \tilde{t}_{\mathrm{T}}^{a'} \rangle \xrightarrow[]{ax} \langle pc_{\mathrm{T}}', \tilde{\mathtt{m}}_{\mathrm{T}}', \tilde{\mathtt{m}}_{\mathrm{T}}' \rangle \widetilde{\mathtt{l}}_{\mathrm{T}}' \rangle$  $\begin{array}{c} \tilde{c} = \langle [\mathrm{T}, pc_{\mathrm{T}}, \tilde{\mathbf{t}}_{\mathrm{T}}, \tilde{t}_{\mathrm{T}}^{a}]_{\mathrm{T} \in \mathrm{Thrd}_{\tilde{c}}}, \tilde{\mathbf{x}}, \tilde{\mathbb{I}} \rangle \xrightarrow[prg]{} \\ \tilde{c}' = \langle [\mathrm{T}, (\mathrm{T} \in \mathrm{Thrd}_{exe} ? pc_{\mathrm{T}}'; pc_{\mathrm{T}}), (\mathrm{T} \in \mathrm{Thrd}_{exe} ? \tilde{\mathbf{r}}_{\mathrm{T}}'; \tilde{\mathbf{r}}_{\mathrm{T}}), \tilde{t}_{\mathrm{T}}^{a'}]_{\mathrm{T} \in \mathrm{Thrd}_{\tilde{c}}}, \tilde{\mathbf{x}}', \tilde{\mathbb{I}}' \rangle \end{array}$ where  $\tilde{t}_{\mathrm{T}}^{r} = \mathrm{ABSTIME}(\tilde{c}, \mathrm{T})$  $\tilde{t}_{all} = \alpha_t(\{\min(\{\min(\gamma_t(\tilde{t}_{\mathrm{T}}^a + \tilde{t}_{\mathrm{T}}^r)) \mid B\}), \min(\{\max(\gamma_t(\tilde{t}_{\mathrm{T}}^a + \tilde{t}_{\mathrm{T}}^r)) \mid B\})\})$ where  $B \iff T \in \text{Thrd}_{\tilde{c}} \land \text{STM}(T, pc_T) \neq [\texttt{halt}]^{pc_T} \land \forall lck \in \text{Lck}$ :  $(\text{STM}(\text{T}, pc_{\text{T}}) = [\text{lock } lck]^{pc_{\text{T}}} \Rightarrow O\tilde{W}N(\tilde{\mathbb{I}} \ lck) \in \{\perp_{thrd}, \text{T}\})$  $\operatorname{Thrd}_{exe}^{all} = \{ \mathbf{T} \in \operatorname{Thrd}_{\tilde{c}} \mid \tilde{t}_{all} \; \tilde{\cap}_t \; (\tilde{t}_{\mathbf{T}}^a \; \tilde{+}_t \; \tilde{t}_{\mathbf{T}}^r) \neq \tilde{\bot}_t \wedge \operatorname{STM}(\mathbf{T}, pc_{\mathbf{T}}) \neq [\texttt{halt}]^{pc_{\mathbf{T}}} \}$  $\tilde{\mathbb{I}}'' \ lck = \begin{cases} (free, \mathrm{T}', & \text{for some } \mathrm{T}' \in \{\mathrm{T} \in \mathrm{Thrd}_{\tilde{c}} \mid \\ \mathrm{DLLOCK}(\tilde{c}, lck), & \exists l \in \mathbb{Z} : \mathrm{STM}(\mathrm{T}, l) = [\mathrm{lock} \ lck]^l \}, \\ \mathrm{PO\widetilde{WN}}(\tilde{\mathbb{I}} \ lck), & \text{if } \exists \mathrm{T} \in \mathrm{Thrd}_{exe}^{all} : \mathrm{O\widetilde{WN}}(\tilde{\mathbb{I}} \ lck) = \bot_{thrd} \land \\ \mathrm{R\widetilde{EL}}(\tilde{\mathbb{I}} \ lck)) & \mathrm{STM}(\mathrm{T}, pc_{\mathrm{T}}) = [\mathrm{lock} \ lck]^{pc_{\mathrm{T}}} \\ \tilde{\mathbb{I}} \ lck & \text{otherwise} \end{cases}$  $\mathrm{Thrd}_{\mathbf{hold}} = \{ \mathrm{T} \in \mathrm{Thrd}_{\tilde{c}} \mid \exists lck \in \mathrm{Lck} : (\mathrm{STM}(\mathrm{T}, pc_{\mathrm{T}}) = [\mathrm{lock} \ lck]^{pc_{\mathrm{T}}} \land$  $\tilde{\mathrm{OWN}}(\tilde{\mathbb{I}}'' \ lck) \neq \mathrm{T}) \lor \mathrm{STM}(\mathrm{T}, pc_{\mathrm{T}}) = [\mathtt{halt}]^{pc_{\mathrm{T}}} \}$  $\tilde{t} = \alpha_t (\{\min(\{\min(\gamma_t(\tilde{t}_{\mathrm{T}}^a + \tilde{t}_{\mathrm{T}}^r)) \mid \mathrm{T} \in \mathrm{Thrd}_{\tilde{c}} \setminus \mathrm{Thrd}_{\mathrm{hold}}\}),\$  $\min(\{\max(\gamma_t(\tilde{t}_T^a +_t \tilde{t}_T^r)) \mid T \in \text{Thrd}_{\tilde{c}} \setminus \text{Thrd}_{\text{hold}}\})\})$  $\operatorname{Thrd}_{exe} = \{ \mathrm{T} \in \operatorname{Thrd}_{\tilde{c}} \setminus \operatorname{Thrd}_{\mathbf{hold}} \mid \tilde{t} \; \tilde{\sqcap}_{t} \; (\tilde{t}_{\mathrm{T}}^{a} \; \tilde{+}_{t} \; \tilde{t}_{\mathrm{T}}^{r}) \neq \tilde{\bot}_{t} \}$  $\tilde{\mathbb{I}}' \ lck = \begin{cases} \tilde{\mathbb{I}}'_{o\bar{\mathbb{W}}\mathbb{N}(\tilde{\mathbb{I}}'' \ lck)} \ lck & \mathbf{if} \ O\bar{\mathbb{W}}\mathbb{N}(\tilde{\mathbb{I}}'' \ lck) \in \mathrm{Thrd}_{exe} \\ \tilde{\mathbb{I}}'' \ lck & \mathbf{otherwise} \end{cases}$  $\tilde{\mathbf{x}}' = \begin{cases} \operatorname{TRIM}(\tilde{\mathbf{x}}'', \tilde{t}) & \text{if } \operatorname{Thrd}_{\tilde{c}} = \operatorname{Thrd} \\ \tilde{\mathbf{x}}'' & \text{otherwise} \end{cases}$ where  $(\tilde{\mathbf{x}}'' x) \operatorname{T} = \begin{cases} (\tilde{\mathbf{x}}_{\mathrm{T}}' x) \operatorname{T} & \text{if } \operatorname{T} \in \operatorname{Thrd}_{exe} \\ (\tilde{\mathbf{x}} x) \operatorname{T} & \text{otherwise} \end{cases}$  $\tilde{t}_{\mathrm{T}}^{a\prime} = \mathrm{ACCTIME}(\langle [\mathrm{T}', pc_{\mathrm{T}'}, \tilde{\mathrm{r}}_{\mathrm{T}'}, \tilde{t}_{\mathrm{T}'}^{a}]_{\mathrm{T}' \in \mathrm{Thrd}_{-}}, \tilde{\mathrm{x}}, \tilde{\mathbb{I}}'' \rangle, \mathrm{Thrd}_{exe}, \mathrm{T})$ 

**Fig. 3.**  $\tilde{c} \xrightarrow{\sim}{prg} \tilde{c}'$ , semantics of abstract transitions

- 2. The execution of load-statements cannot be safely approximated using the semantic transition rules if the load is not the sole statement executed in the transition and the value of a global variable (i.e. a variable that might be read by at least one thread and that might be written by at least one other thread) is to be loaded. The reason for this is that other threads might execute **store**-statements, writing to the loaded variable, in succeeding transitions that could semantically occur before the load-statement in the concrete case.
- 3. A similar reasoning to that for load-statements holds for lock-statements; a non-acquired lock cannot simply be assigned to one of the threads in Thrd<sub>exe</sub> that are trying to acquire it, because in the concrete case, some other thread might be the first to acquire the lock.
- 4. Since threads are spinning on locks that are owned by some other thread in the concrete case, but are frozen (see below) in the abstract case, the timing behavior of deadlocked transitions cannot be safely approximated.

 $\xrightarrow{ax}$  (whose formal definition is omitted due to space limitations; see [16]) describes the abstract semantics of a single statement within a thread when considered in isolation from other threads. There is no difference between the concrete and abstract behavior of the halt-, skip-, :=- and unlock-statements; however, the abstract semantics of evaluating arithmetic (and boolean) expressions is safely induced from the concrete semantics [16, 17]. The abstract semantics of the if-statement is equivalent to the concrete semantics, with the exception that the register mapping for the issuing thread is restricted to exclude cases for which the given boolean expression cannot possibly hold [3, 16]. store now adds a tuple consisting of the value of the given register (i.e. an interval) and the value of  $\tilde{t}_{\rm T}^{a\prime}$  (i.e. an interval) to the issuing thread's (i.e. T's) set of timestamped values for the given variable. load now loads the given register of the issuing thread (i.e. T) with the least upper bound of all values that could be the actual value of the given variable at  $\tilde{t}_{T}^{a'}$ . Note that TRIM removes timestamped values from the given variable mapping that will never affect a load-statement for the given variable in any thread at the given point (i.e. interval) in time or in the future [16]. lock still acquires the given lock only if the issuing thread is the owner of the lock (in  $\mathbb{I}''$ ). A difference between the concrete and abstract semantics for lock is that whenever some thread issues a lock-statement on a free lock in the abstract case, any thread that might want to acquire the lock somewhere in the program could be assigned the ownership of the lock; note that this means that a lock can be owned by some thread without actually being acquired by that thread (i.e. the state of the lock is *free* even if the owner is not  $\perp_{thrd}$ ). Another difference is that in the abstract case, the issuing thread will be frozen (not at all considered in transitions) if the given lock is owned by some other thread. The issuing thread remains frozen until the lock becomes free again.

If a lock-issuing thread has not already acquired the given lock, then it must be that  $\tilde{t}_{T}^{a'}$  has not passed the deadline for the lock owner assignment and that the release time of the lock is not in the future for lock to successfully acquire the lock. If  $\tilde{t}_{T}^{a'}$  has passed the deadline for the lock owner assignment, then the lock owner assignment, and thus the configuration, has no concrete counterpart since it must be that some other thread has already acquired the given lock [16]. If the lock's release time is in the future, then  $\tilde{t}_{T}^{a'}$  will be increased to safely approximate the concrete spin-waiting [16]. The abstract transitions described by  $\tilde{p}_{pry}$  safely approximate the correspond-

The abstract transitions described by  $\frac{1}{pry}$  safely approximate the corresponding concrete transitions, for each thread individually, if they do not include the loading of a global variable in some thread and all threads wanting to acquire some lock are eventually able to do so (Lemma 2); i.e. if the hazards in the problems described by 2 and 4 above do not occur. The problems described by 1–4 above will be further discussed in the next section.

**Lemma 2.** For each possible chain of transitions (as described by  $\overrightarrow{prg}$ ) given some concrete configuration, there is an abstract chain of transitions (as described by  $\xrightarrow{\sim}{prg}$ ) that safely approximates the concrete chain, for each thread considered individually, given that the initial abstract configuration safely approximates the initial concrete configuration, the thread is eventually able to acquire any lock it wants to, and either  $|\text{Thrd}_{exe}| \geq 1$  or there is no thread in  $\text{Thrd}_{exe}$ that loads the value of a global variable for each transition on the chain.

*Proof (sketch).* First note that the timing behavior of each thread can be considered in isolation from any other thread (follows from Assumption 1) and that  $\xrightarrow{\sim}_{ax}$  safely approximates  $\xrightarrow{\rightarrow}_{ax}$  (which partly follows from Lemma 1) [16].

Since either  $|\text{Thrd}_{exe}| \neq 1$  or there is no thread in  $\text{Thrd}_{exe}$  that loads the value of a global variable for each transition on the chain, it must be that the loading of global variables' values are never under-approximated since there cannot be any **store**-statements in any thread that can be issued in future transitions and that could semantically affect the loaded value [16].

And, since any thread that might want to acquire a lock somewhere in the program can become the owner of that lock when some thread issues a lock-statement on the given lock, and since all threads that want to acquire a lock will eventually be able to do so, it must be that there exist safe approximations of all concrete scenarios including synchronization on locks [16].

Thus, since  $\xrightarrow{ax}$  safely approximates  $\xrightarrow{ax}$  and the timing behavior of each thread can be considered in isolation from any other thread, it must be that the lemma holds.

# 6 Analyzing PPL Programs Using Abstract Execution

The abstract execution function, ABSEXE, defined in Algorithm 1, is a worklist algorithm that encapsulates  $\xrightarrow{prg}$  and explicitly handles the problems discussed in the previous section. A configuration is said to be in the final state if all threads are issuing the halt-statement. A configuration is said to be deadlocked if it cannot possibly reach the final state according to the semantic transition rules. A configuration is said to be timed-out if the final state cannot possibly be reached before a given point in time (i.e.  $\tilde{t}_{to}$ ) according to the semantic transition rules. A configuration is said to have valid concrete counterparts if it represents at least one concrete configuration that can semantically occur.

Two cases for which a configuration lacks concrete counterparts are when a deadlock involves a non-acquired lock and when the owner of a non-acquired lock misses to acquire it before the expiration of the owner assignment deadline. Such configurations are discontinued. Note that a configuration representing a lock owner assignment where the owner of some lock has not yet acquired the lock, and the owner's accumulated execution time has not passed the owner assignment deadline, reaches a configuration with valid concrete counterparts if the owner issues a lock-statement on (i.e. acquires) the lock before the expiration of the deadline. A formal definition of ABSEXE is found in [16].

### Algorithm 1 Abstract Execution

1: function  $ABSEXE(\tilde{C}, \tilde{t}_{to})$  $\tilde{C}^w \leftarrow \tilde{C} ; \quad \tilde{C}^f \leftarrow \emptyset ;$ while  $\tilde{C}^w \neq \emptyset$  do  $\tilde{C}^d \leftarrow \emptyset$ :  $\tilde{C}^t \leftarrow \emptyset$ 2: 3: extract a configuration,  $\tilde{c}$ , from  $\tilde{C}^w$ 4:  $\tilde{C}^w \leftarrow \tilde{C}^w \setminus \{\tilde{c}\}$ 5: if  $\tilde{c}$  is in the final state then 6:  $\tilde{C}^f \leftarrow \tilde{C}^f \cup \{\tilde{c}\}$ 7: else if  $\tilde{c}$  is in a deadlocked state then 8:  $\tilde{C}^d \leftarrow \tilde{C}^d \cup \{\tilde{c}\}$ 9: 10: else if  $\tilde{c}$  is timed-out given  $\tilde{t}_{to}$  then  $\tilde{C}^t \leftarrow \tilde{C}^t \cup \{\tilde{c}\}$ 11: else if  $\tilde{c}$  has, or could reach a  $\tilde{c}'$  with, valid concrete counterparts then 12:13:if a transition from  $\tilde{c}$  includes more than one thread and some thread would load the value of a global variable then for each thread, T, that loads global data in the transition from  $\tilde{c}$ 14:let  $\tilde{c}^{\mathrm{T}}$  be like  $\tilde{c},$  but with T and all its local states removed 15:let  $\tilde{t}_{to}^{\mathrm{T}}$  be such that, after this time, the data can be safely loaded 16:let  $(\tilde{C}_{\mathrm{T}}^{f}, \tilde{C}_{\mathrm{T}}^{d}, \tilde{C}_{\mathrm{T}}^{t})$  be ABSEXE $(\{\tilde{c}^{\mathrm{T}}\}, \tilde{t}_{to}^{\mathrm{T}})$ 17:let T's loaded value be the least upper bound of the values that would 18:be loaded for all configurations in  $\tilde{C}_{\mathrm{T}}^{f} \cup \tilde{C}_{\mathrm{T}}^{d} \cup \tilde{C}_{\mathrm{T}}^{t} \cup \{\tilde{c}\}$ 19:end for let  $\tilde{c}'$  be like  $\tilde{c}$ , but with the loading of global data safely approximated 20:  $\tilde{C}^w \leftarrow \tilde{C}^w \cup \{\tilde{c}'\}$ 21: else  $\tilde{C}^w \leftarrow \tilde{C}^w \cup \{\tilde{c}' \mid \tilde{c} \xrightarrow{\tilde{prg}} \tilde{c}'\}$ 22:23:end if 24:25:end if 26:end while return  $(\tilde{C}^f, \tilde{C}^d, \tilde{C}^t)$ 27:28: end function

The overall strategy of the algorithm is depicted in Fig. 4 ( $\alpha_{conf}$  and  $\gamma_{conf}$  are the abstraction and concretization functions for configurations, respectively [16]); i.e. given some safely approximated (by  $\tilde{c}_0$ ) concrete configuration,  $c_0$ , there is an abstract transition sequence (which is safe for each thread individually) for

each possible concrete transition sequence starting from  $c_0$ , and if the concrete sequence reaches a final state configuration  $(c_q)$ , then so will the corresponding abstract sequence and the concrete final state configuration will be safely approximated (considering all threads) by the abstract final state configuration  $(\tilde{c}_w)$ . Note that  $c_1, c_2, \ldots, c_{q-1}$  might not be safely approximated to their entirety by any of the abstract configurations  $\tilde{c}_1, \tilde{c}_2, \ldots, \tilde{c}_{w-1}$  because of problem 1, defined on page 8. Although, it should be noted that for each thread individually, there are abstract configurations among these that safely approximate all the concrete states of that thread on the given concrete transition sequence.

Fig. 4. Relation between concrete and abstract transitions

For each thread that issues a load-statement on some global variable while not being the sole thread in Thrd<sub>exe</sub>, ABSEXE removes that thread from the configuration and calls itself recursively (with an adapted timeout value) to derive all the possible values that could be loaded by the thread. Note that this is possible since the state for variables is a mapping from variables and threads to a set of timestamped values. This strategy addresses problem 2. Problem 3 is partly addressed in the definition of  $\tilde{-}_{pry}$  (c.f. Fig. 3), as discussed in the previous section. ABSEXE fully addresses the problem by collecting all the possible transitions (i.e. resulting configurations) and adding them to the worklist. Problem 4 is addressed by identifying deadlocked configurations and aborting their transitions.

ABSEXE $(C, \tilde{t}_{to})$  hence safely approximates the timing behavior of all threads in any configuration in the input set,  $\tilde{C}$ , up until  $\tilde{t}_{to}$  (Theorem 1). It should be noted that if a transition sequence is aborted before a final state configuration is reached (e.g. because a deadlocked or timed-out configuration is identified), then an infinite WCET must be assumed for that transition sequence.

**Theorem 1.** For each final state configuration in the concrete collecting semantics, given some initial set of configurations, C,  $ABSEXE(\tilde{C}, \tilde{t}_{to})$  derives either a safe approximation of that configuration or aborts the transition sequence at some point due to reaching a timed-out configuration with respect to  $\tilde{t}_{to}$  whenever it terminates, given that  $\forall c \in C : \exists \tilde{c} \in \tilde{C} : c \in \gamma_{conf}(\tilde{c})$ . Likewise, for all configurations in the concrete collecting semantics that are deadlocked, ABSEXEderives either a deadlocked or timed-out configuration, whenever it terminates.

#### *Proof (sketch).* First note that

1. there are Galois Connections between all concrete and abstract domains, including the domains for configurations (Lemma 1),

- 2. all concrete transitions described by  $\xrightarrow{prg}$  are safely approximated by  $\xrightarrow{\sim}{prg}$ , provided that whenever a thread issues a load-statement on a global variable, that thread is the sole thread in Thrd<sub>exe</sub> (Lemma 2),
- 3. all possible transitions for a given configuration, as described by  $\xrightarrow{\sim}_{prg}$  are collected and added to the worklist (note that this safely approximates all concrete orders in which threads can be assigned the ownerships of locks this solves the problem discussed in 3 in the previous section),
- 4. if a thread issues a load-statement on a global variable and that thread is not the sole thread in  $\text{Thrd}_{exe}$ , then it is easy to see that the **for each**loop (i.e. the recursive use of ABSEXE) derives a safe approximation of the value as seen by that thread when issuing the load-statement (follows from Assumption 1 and Lemma 2) – this solves the problem discussed in 2 in the previous section,
- 5. the recursive calling of ABSEXE eventually stops since the set of threads in any PPL program is finite,
- 6. if any of the added configurations lacks (and cannot reach a configuration that has) valid concrete counterparts, it is trivially safe to discontinue it,
- 7. deadlocked transition sequences are aborted, but remembered this solves the problem discussed in 4 in the previous section, and
- 8. timed-out transition sequences are aborted, but remembered.

It is thus easy to see that the combined use of  $\xrightarrow{r}_{prg}$  and the explicit handling of each thread loading the value of a global variable when that thread is not alone in Thrd<sub>exe</sub> means that all concrete transition sequences are safely approximated for each thread individually – this solves the problem discussed in 1 in the previous section.

But then it must be that for each final state configuration in the concrete collecting semantics, ABSEXE (whenever it terminates) derives either an overapproximating final state configuration, or a timed-out configuration. Likewise, it must be that for each deadlocked configuration in the concrete collecting semantics, ABSEXE (whenever it terminates) derives either a deadlocked configuration or a timed-out configuration.

All the details and the complete soundness proof of the presented algorithm are given in [16]. Note that Theorem 1 does not state that Algorithm 1 terminates for all possible inputs. This is because it might not terminate for some inputs – this problem is inherent in abstract execution.

Since abstract execution is not based on fixed point calculation of the collecting semantics in the traditional sense, widening and narrowing [17] cannot be used to alleviate this issue. Instead, timeouts on execution times and/or the number of transitions can be set in different ways to guarantee termination of the analysis for all cases. This is further discussed in Sect. 8.

It should also be noted that, although this paper focuses on timing analysis, the defined algorithm could also be used for deadlock analyses and termination analyses [16]. If the returned sets are such that  $\tilde{C}^d = \emptyset$  and  $\tilde{C}^t = \emptyset$ , then the analyzed program is free of deadlocks and always terminates for all initial states given by the configurations in  $\tilde{C}$ . Safe timing bounds for the program are then easily extracted from the configurations in  $\tilde{C}^f$ . On the other hand, if  $\tilde{C}^d \neq \emptyset$ , then the program might deadlock for the given initial states, and if  $\tilde{C}^t \neq \emptyset$ , then it might be that the program does not terminate also due to other reasons, such as an infinite loop in some thread. However, deadlock and/or termination analysis is not the main focus of the presented approach and many other more specialized techniques targeting these areas exist.

## 7 Example Analysis

To clarify and explain Algorithm 1, this section instantiates it for an example PPL program containing a parallel loop. The example shows how communication through shared memory and synchronization on locks are handled.

The purpose of the program in Fig. 5 is to increment the value of the variable **x** with  $\sum_{i=1}^{4} (2i + 3)$ . The task of calculating the sum is equally divided onto two threads, T<sub>1</sub> and T<sub>2</sub>. By definition, Thrd = {T<sub>1</sub>, T<sub>2</sub>}, Reg<sub>T<sub>1</sub></sub> = {**p**, **r**}, Reg<sub>T<sub>2</sub></sub> = {**p**, **r**}, Var = {**x**} and Lck = {**1**}. Note that **p** (and **r**) represents local memory within each thread; i.e. the register-name **p** (and **r**) can refer to two different memory locations – what location it refers to depends on which thread is considered. It is easy to see that **x** is a global variable when Thrd<sub> $\tilde{c}$ </sub> = {T<sub>1</sub>, T<sub>2</sub>} and that there are no global variables when Thrd<sub> $\tilde{c}$ </sub> = {T<sub>1</sub>} or Thrd<sub> $\tilde{c}$ </sub> = {T<sub>2</sub>}.

$$\begin{split} T_1 &= (1, [\texttt{p} := \texttt{p+1}]^1; [\texttt{r} := \texttt{r+2*p+3}]^2; [\texttt{if } \texttt{p} < 2 \texttt{ goto } 1]^3; [\texttt{lock } 1]^4; \\ & [\texttt{load } \texttt{p from } \texttt{x}]^5; [\texttt{p} := \texttt{p+r}]^6; [\texttt{store } \texttt{p to } \texttt{x}]^7; [\texttt{unlock } 1]^8; [\texttt{halt}]^9) \\ T_2 &= (2, [\texttt{p} := \texttt{p+1}]^1; [\texttt{r} := \texttt{r+2*p+3}]^2; [\texttt{if } \texttt{p} < 4 \texttt{ goto } 1]^3; [\texttt{lock } 1]^4; \\ & [\texttt{load } \texttt{p from } \texttt{x}]^5; [\texttt{p} := \texttt{p+r}]^6; [\texttt{store } \texttt{p to } \texttt{x}]^7; [\texttt{unlock } 1]^8; [\texttt{halt}]^9) \end{split}$$

#### Fig. 5. Example: Program

For the sake of simplicity, the timing model (i.e. ABSTIME) as described in Table 1 gives that each statement within a thread has constant timing bounds; a '-' indicates that the entry is not applicable.

Table 1. Example: Timing model

$pc_{\mathrm{T}} \ (\mathrm{T} \in \mathrm{Thrd}):$	1	2	3	4	5	6	7	8	9
ABSTIME $(\tilde{c}, T_1)$ : ABSTIME $(\tilde{c}, T_2)$ :	[2, 2] [2, 2]	[1,1] [1,1]	[1, 2] [4, 5]	[1, 2] [5, 6]	[2,3] [2,5]	[1,1] [2,2]	[2,3] [2,4]	[2,3] [2,3]	_

Assume that  $\tilde{c}_0 = \langle [T, pc_T, \tilde{r}_T, \tilde{t}_T^a]_{T \in Thrd}, \tilde{x}, \tilde{l} \rangle$  is as described in Table 2. Note that **p** and **r** for T<sub>1</sub>, and **r** for T<sub>2</sub>, are initialized to [0,0], and that **p**  for T<sub>2</sub> is initialized to [2,2]. Table 2 also collects all the configurations derived by ABSEXE({ $\tilde{c}_0$ }, [ $-\infty, \infty$ ]). A '-' indicates that the entry is not included in the configuration. Due to space limitations, the details on how  $\tilde{t}_{T_1}^a$  and  $\tilde{t}_{T_2}^a$  are calculated on each transition cannot be fully presented; please refer to [16] in case of unclarities. If a thread, T  $\in$  Thrd, is not included in Thrd<sub>exe</sub> (as defined in Fig. 3), then  $\tilde{t}_T^a$  in  $\tilde{c}_i$  is equal to  $\tilde{t}_T^a$  in  $\tilde{c}_{i-1}$ , where i > 0. If T is included in Thrd<sub>exe</sub>, then  $\tilde{t}_T^a$  in  $\tilde{c}_i$  is equal to  $\tilde{t}_T^a \in \tilde{t}_T^a \in \tilde{t}_T^a$ . The provide the adapted to approximate the concrete spin-waiting.

Figure 6 shows the relation between the derived configurations. In the figure, final configurations are circled, timed-out configurations are circled and marked 't', and discontinued (invalid) configurations are crossed out.  $\tilde{c}_7^1$  is discontinued since the timing constraints given by  $\tilde{t}_{T_2}^a + \tilde{t}_t \operatorname{ABSTIME}(\tilde{c}_7^1, T_2) = [10, 11] + t_t [4,5] = [14,16]$  and the lock owner assignment deadline,  $[-\infty, 12]$ , give that  $T_2$  cannot acquire 1 before  $T_1$ .  $\tilde{c}_{12}^1$  is discontinued since  $T_1$  cannot acquire 1 after reaching a halt-statement. Due to space limitations, the algorithm for calculating the deadline for the lock owner assignments made in the transitions from  $\tilde{c}_6$  and  $\tilde{c}_{11}$  cannot be presented; please refer to [16] in case of unclarities. Given  $\tilde{c}_7^2$ , a store to x in  $T_2$  could affect the value loaded by  $T_1$ ; however, the value loaded by  $T_1$  cannot be affected after  $\tilde{t}_{T_1}^a + t_ABSTIME(\tilde{c}_7^2, T_1) = [9, 12] + t_2(3) = [11, 15]$ , which is hence the timeout value for the recursive instance of ABSEXE.

It is apparent that  $ABSEXE(\{\tilde{c}_0\}, [-\infty, \infty]) = (\{\tilde{c}_{16}\}, \emptyset, \emptyset)$ ; i.e.  $\tilde{c}_{16}$  is a finalstate configuration and there are no deadlocked or timed-out configurations. It is thus easy to see that the program always terminates and that the estimated timing bounds are (Definition 2):

$$\begin{cases} \text{BCET} = \min(\{\max(\{\min(\gamma_t(\tilde{t}_{\mathrm{T}}^a)) \mid \mathrm{T} \in \mathrm{Thrd}\}) \mid \\ \langle [\mathrm{T}, pc_{\mathrm{T}}, \tilde{\mathbf{r}}_{\mathrm{T}}, \tilde{t}_{\mathrm{T}}^a]_{\mathrm{T} \in \mathrm{Thrd}}, \tilde{\mathbf{x}}, \tilde{\mathbb{I}} \rangle \in \{\tilde{c}_{16}\}\}) = 27\\ \text{WCET} = \max(\{\max(\{\max(\gamma_t(\tilde{t}_{\mathrm{T}}^a)) \mid \mathrm{T} \in \mathrm{Thrd}\}) \mid \\ \langle [\mathrm{T}, pc_{\mathrm{T}}, \tilde{\mathbf{r}}_{\mathrm{T}}, \tilde{t}_{\mathrm{T}}^a]_{\mathrm{T} \in \mathrm{Thrd}}, \tilde{\mathbf{x}}, \tilde{\mathbb{I}} \rangle \in \{\tilde{c}_{16}\}\}) = 42 \end{cases}$$

$$\begin{array}{c} \operatorname{ABSExe}(\{\tilde{c}_0\}, [-\infty, \infty]) \\ \downarrow \\ \tilde{c}_0 \rightarrow \tilde{c}_1 \rightarrow \tilde{c}_2 \rightarrow \tilde{c}_3 \rightarrow \tilde{c}_4 \rightarrow \tilde{c}_5 \rightarrow \tilde{c}_6 \rightarrow \tilde{c}_7^2 - \cdots \rightarrow \tilde{c}_8 \\ \downarrow \\ \tilde{c}_{16} \leftarrow \tilde{c}_{15} \leftarrow \tilde{c}_{14} \leftarrow \tilde{c}_{13} \leftarrow \tilde{c}_{12}^2 \leftarrow \tilde{c}_{11} \leftarrow \tilde{c}_{10} \leftarrow \tilde{c}_9 \end{array}$$

Fig. 6. Example: Configuration relations

$\tilde{c}$	$pc_{T_1}$	$pc_{T_2}$	$\tilde{\mathbb{r}}_{\mathrm{T}_1} \ p$	$\tilde{\mathbb{r}}_{T_1} \; \textbf{r}$	$\tilde{\mathbb{r}}_{\mathrm{T}_2} \ p$	$\tilde{\mathtt{r}}_{\mathrm{T}_{2}} \; \mathtt{r}$	$\tilde{t}^{a}_{\mathrm{T}_{1}}$	$\tilde{t}^{a}_{\mathrm{T}_{2}}$	$(\tilde{\mathtt{x}} \mathtt{x}) \mathrm{T}_1$	$(\tilde{x} x) T_2$	Ĩl
$\tilde{c}_0$	1	1	[0, 0]	[0, 0]	[2, 2]	[0, 0]	[0, 0]	[0, 0]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(free, \perp_{thrd}, \tilde{\perp}_t, \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_1$	2	2	[1, 1]	[0, 0]	[3,3]	[0, 0]	[2, 2]	[2, 2]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(free, \perp_{thrd}, \tilde{\perp}_t, \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_2$	3	3	[1, 1]	[5, 5]	[3,3]	[9, 9]	[3,3]	[3, 3]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(free, \perp_{thrd}, \tilde{\perp}_t, \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_3$	1	3	[1, 1]	[5, 5]	[3, 3]	[9, 9]	[4, 5]	[3, 3]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(free, \perp_{thrd}, \tilde{\perp}_t, \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_4$	2	1	[2, 2]	[5, 5]	[3, 3]	[9, 9]	[6, 7]	[7, 8]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(free, \perp_{thrd}, \tilde{\perp}_t, \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_5$	3	1	[2, 2]	[12, 12]	[3, 3]	[9, 9]	[7, 8]	[7, 8]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(free, \perp_{thrd}, \tilde{\perp}_t, \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_6$	4	2	[2, 2]	[12, 12]	[4, 4]	[9, 9]	[8, 10]	[9, 10]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(free, \perp_{thrd}, \tilde{\perp}_t, \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_7^1$	4	3	[2, 2]	[12, 12]	[4, 4]	[20, 20]	[8, 10]	[10, 11]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(free, T_2, [-\infty, 12], \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_7^2$	5	3	[2, 2]	[12, 12]	[4, 4]	[20, 20]	[9, 12]	[10, 11]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(taken, T_1, [-\infty, 12], \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_{71}^2$	_	3	_	_	[4, 4]	[20, 20]	_	[10, 11]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(taken, T_1, [-\infty, 12], \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_{72}^2$	_	4	_	_	[4, 4]	[20, 20]	_	[14, 16]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(taken, T_1, [-\infty, 12], \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_8$	6	3	[0, 0]	[12, 12]	[4, 4]	[20, 20]	[11, 15]	[10, 11]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(taken, T_1, [-\infty, 12], \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_9$	7	4	[12, 12]	[12, 12]	[4, 4]	[20, 20]	[12, 16]	[14, 16]	$\{([0,0],[0,0])\}$	$\{([0,0],[0,0])\}$	$(taken, T_1, [-\infty, 12], \perp_{thrd}, \tilde{\perp}_t)$
$\tilde{c}_{10}$	8	4	[12, 12]	[12, 12]	[4, 4]	[20, 20]	[14, 19]	[14, 16]	$\{([0,0],[0,0]),$	$\{([0,0],[0,0])\}$	$(taken, T_1, [-\infty, 12], \perp_{thrd}, \tilde{\perp}_t)$
									$([12, 12], [14, 19])\}$		
$\tilde{c}_{11}$	9	4	[12, 12]	[12, 12]	[4, 4]	[20, 20]	[16, 22]	[14, 16]	$\{([0,0],[0,0]),$	$\{([0,0],[0,0])\}$	$(free, \perp_{thrd}, [-\infty, 12], T_1, [16, 22])$
									$([12, 12], [14, 19])\}$		
$\tilde{c}_{12}^{1}$	9	4	[12, 12]	[12, 12]	[4, 4]	[20, 20]	[16, 22]	[14, 16]	$\{([0,0],[0,0]),$	$\{([0,0],[0,0])\}$	$(free, T_1, [-\infty, 28], T_1, [16, 22])$
0									$([12, 12], [14, 19])\}$		
$\tilde{c}_{12}^2$	9	5	[12, 12]	[12, 12]	[4, 4]	[20, 20]	[16, 22]	[19, 28]	$\{([0,0],[0,0]),$	$\{([0,0],[0,0])\}$	$(taken, T_2, [-\infty, 28], T_1, [16, 22])$
									$([12, 12], [14, 19])\}$	~ ~	
$\tilde{c}_{13}$	9	6	[12, 12]	[12, 12]	[12, 12]	[20, 20]	[16, 22]	[21, 33]	$\{([12, 12], [14, 19])\}$	$\{(\perp_{\tilde{z}val}, \perp_{t})\}$	$(taken, T_2, [-\infty, 28], T_1, [16, 22])$
$\tilde{c}_{14}$	9	7	[12, 12]	[12, 12]	[32, 32]	[20, 20]	[16, 22]	[23, 35]	$\{([12, 12], [14, 19])\}$	$\{(\perp_{val}, \perp_t)\}$	$(taken, T_2, [-\infty, 28], T_1, [16, 22])$
$\tilde{c}_{15}$	9	8	[12, 12]	[12, 12]	[32, 32]	[20, 20]	[16, 22]	[25, 39]	$\{([12, 12], [14, 19])\}$	$\{([32, 32], [25, 39])\}$	$(taken, T_2, [-\infty, 28], T_1, [16, 22])$
$\tilde{c}_{16}$	9	9	[12, 12]	[12, 12]	[32, 32]	[20, 20]	[16, 22]	[27, 42]	$\{([12, 12], [14, 19])\}$	$\{([32, 32], [25, 39])\}$	$(free, \perp_{thrd}, [-\infty, 28], T_2, [27, 42])$

 Table 2. Example: Derived configurations

## 8 Conclusions & Future Work

This paper has presented a parallel programming language, PPL, with shared memory and synchronization primitives acting on locks, and an algorithm that derives safe approximations of the BCET and WCET of PPL programs, given some sets of initial states and a timing model of the underlying architecture. The algorithm is based on abstract execution, which itself is based on abstract interpretation of the PPL semantics, which helps proving the soundness of the algorithm due to the existence of a Galois Connection between final concrete and abstract configurations.

The recursive definition of the algorithm means that several auxiliary states might have to be searched when some thread loads global data to make sure that the loaded value is a safe approximation of the corresponding concrete value(s). However, since this only happens for a limited amount of steps (until no thread can affect the loaded value anymore), it is expected that this will not have a huge impact on the complexity of the algorithm.

The over-approximate lock owner assignment could cause a lot of auxiliary configurations to be added to the worklist. However, this is necessary to cover all the concrete possibilities for in which orders the locks are taken by the threads. The discontinuation of cases that are guaranteed to never occur concretely both lowers the complexity and increases the precision of the algorithm, and also avoids it to deadlock (which otherwise could happen even though the analyzed program might be deadlock free [16]).

Future work includes implementing and evaluating the algorithm. This includes deriving a timing model for some more or less realistic architecture. The precision of the timing model is expected to have a great impact on the complexity of the analysis presented in this paper. Therefore, efforts will also be made to decrease the overall complexity of the algorithm. How large parallel programs that will be analyzable by the presented approach remains an open question until the implementation and evaluation have been performed. However, it is already obvious that well-written parallel programs (i.e. programs in which communication through shared memory and synchronization on locks is minimized while thread-local computations are maximized; c.f. the example presented in Sect. 7) will be less complex to analyze.

Future work also includes extending PPL with more statements and operations so that a real programming language can be modeled. One example is to include different addressing modes so that for example arrays can be introduced and operated on. Another example could be to introduce other synchronization primitives, e.g. barriers.

As previously mentioned, the risk of nontermination is inherent in abstract execution since the technique is basically a symbolic execution of the analyzed program. Detecting deadlocks partly solves this issue. Solving the issue completely can be done by setting a finite upper limit on the number of abstract transitions. If the limit is reached, the analysis could simply terminate and result in an infinite upper bound on the execution time. Other timeouts could also be set, e.g. as upper limits on the calculated execution times of the threads in the analyzed program or as an upper limit on the run (i.e. execution) time of the analysis itself. Note that terminating the analysis before all possible transition sequences have been fully evaluated (i.e. before a final configuration has been reached) must result in an infinite estimation of the upper limit on the execution time (i.e. on the WCET).

The path-explosion problem is still an open issue. In the sequential case of abstract execution, this is solved by merging states [19]. However, this technique is not expected to be very successful for the analysis presented in this paper since all the concrete parts of the system state (i.e. the threads' program counters, the lock states and owners, etc.) would have to be equal for the states to be merged. Defining a more approximate abstract lock state could resolve this issue. How to make this abstraction will be a challenge for not losing too much precision in the analysis.

## Acknowledgment

The research presented in this paper was supported by the Swedish Foundation for Strategic Research (SSF) via the project RALF3<sup>1</sup>.

## References

- 1. OpenMP: OpenMP Application Program Interface, Version 3.0 (May 2008) http://www.openmp.org/mp-documents/spec30.pdf.
- Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenström, P.: The worst-case execution time problem — overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems (TECS) 7(3) (2008) 1–53
- Gustafsson, J.: Analyzing Execution-Time of Object-Oriented Programs Using Abstract Interpretation. PhD thesis, Dept. of Information Technology, Uppsala University, Sweden (May 2000)
- Gustafsson, J., Ermedahl, A., Sandberg, C., Lisper, B.: Automatic derivation of loop bounds and infeasible paths for WCET analysis using abstract execution. In: Proc. 27<sup>th</sup> IEEE Real-Time Systems Symposium (RTSS'06), Rio de Janeiro, Brazil, IEEE Computer Society (December 2006) 57–66
- Ermedahl, A., Gustafsson, J., Lisper, B.: Deriving WCET bounds by abstract execution. In Healy, C., ed.: Proc. 11<sup>th</sup> International Workshop on Worst-Case Execution Time Analysis (WCET'2011), Porto, Portugal (July 2011)
- Shaw, A.C.: Reasoning about time in higher-order software. In: IEEE Transactions on Software Engineering. Volume 15. (1989) 737–750
- Huber, B., Schoeberl, M.: Comparison of implicit path enumeration and model checking based WCET analysis. In: Proc. 9<sup>th</sup> International Workshop on Worst-Case Execution Time Analysis (WCET'2009). (2009)

<sup>&</sup>lt;sup>1</sup> http://www.es.mdh.se/projects/295-RALF3\_\_\_Software\_for\_Embedded\_High\_ Performance\_Architectures

- 8. Metzner, A.: Why model checking can improve WCET analysis. In: Lecture Notes in Computer Science. Volume 3114/2004., Springer Berlin / Heidelberg (July 2004)
- Gustavsson, A., Ermedahl, A., Lisper, B., Pettersson, P.: Towards WCET analysis of multicore architectures using UPPAAL. In Lisper, B., ed.: Proc. 10<sup>th</sup> International Workshop on Worst-Case Execution Time Analysis (WCET'2010), Brussels, Belgium, OCG (July 2010) 103–113
- Lv, M., Guan, N., Yi, W., Deng, Q., Yu, G.: Efficient instruction cache analysis with model checking. In: Proc. 16<sup>th</sup> IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'10), Work-in-Progress Session. (2010) 33–36
- Wu, L., Zhang, W.: Bounding worst-case execution time for multicore processors through model checking. In: Proc. 16<sup>th</sup> IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'10), Work-in-Progress Session. (April 2010) 17–20
- Gustavsson, A., Gustafsson, J., Lisper, B.: Toward static timing analysis of parallel software. In Vardanega, T., ed.: Proc. 12<sup>th</sup> International Workshop on Worst-Case Execution Time Analysis (WCET'2012). Volume 23 of OpenAccess Series in Informatics (OASIcs). (July 2012) 38–47
- Mittermayr, R., Blieberger, J.: Timing analysis of concurrent programs. In: Proc. 12<sup>th</sup> International Workshop on Worst-Case Execution Time Analysis (WCET'2012). (2012) 59–68
- Potop-Butucaru, D., Puaut, I.: Integrated Worst-Case Execution Time Estimation of Multicore Applications. In: Proc. 13<sup>th</sup> International Workshop on Worst-Case Execution Time Analysis (WCET'2013), Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik (2013)
- Ozaktas, H., Rochange, C., Sainrat, P.: Automatic WCET Analysis of Real-Time Parallel Applications. In: Proc. 13<sup>th</sup> International Workshop on Worst-Case Execution Time Analysis (WCET'2013), Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2013)
- 16. Gustavsson, A.: Static Timing Analysis of Parallel Software Using Abstract Execution. Licentiate thesis, Mälardalen University (2014) URL: http://www.es. mdh.se/publications/3025-Static\_Timing\_Analysis\_of\_Parallel\_Software\_ Using\_Abstract\_Execution.
- Nielson, F., Nielson, H.R., Hankin, C.: Principles of Program Analysis, 2<sup>nd</sup> edition. Springer (2005) ISBN 3-540-65410-0.
- Cousot, P., Cousot, R.: Abstract interpretation: A unified lattice model for static analysis of programs by construction or approximation of fixpoints. In: Proc. 4<sup>th</sup> ACM Symposium on Principles of Programming Languages, Los Angeles (January 1977) 238–252
- Gustafsson, J., Ermedahl, A.: Merging techniques for faster derivation of WCET flow information using abstract execution. In Kirner, R., ed.: Proc. 8<sup>th</sup> International Workshop on Worst-Case Execution Time Analysis (WCET'2008), Prague, Czech Republic (July 2008)